

## 2025 Program-at-a-Glance Boston, Massachusetts, USA

Sunday, 13 April 2025						
*All Sunday sessions are included with conference registration*						
Olympia	Michelangelo	Aquitania	Brittannic	Grand Ballroom		
9:00 am-4:45 pm (12:15 pm-1:30 pm break) Educational Session 1: Mastering LLMs: A Deep Dive into Software Models, Hardware Challenges, Security and Reliability	9:00 am-4:45 pm (12:15 pm-1:30 pm break) <b>Educational Session 2:</b> High Precision Converters and Digital Calibration Techniques	9:00 am-4:45 pm (12:15 pm-1:30 pm break) Educational Session 3: Security or Privacy From Hardware to Systems	<b>Educational Session 4:</b> Advanced Biomedical Interfaces 9:00 am-4:45 pm (12:15 pm-3:15 pm break)	<b>Circuits Insights</b> *For Senior undergraduate & Starting Graduate Students – <u>Pre-registration required</u> 9:15 am-4:45 pm		
		5:00 pm-6:30 pm				
		SSCS Bingo Networking Night				
		Skyline Ballroom				
		Monday, 14 April 2025 8:30 am-8:50 am				
		Welcome and Opening Remarks				
		Grand Ballroom				
		8:50 am-9:40 am				
		Session 1: Keynote Session				
		Grand Ballroom				
		9:40 am-10:05 am BREAK Grand Ballroom Foyer				
Grand Ballroom	Olympia	Michelangelo	Aquitania	Brittannic		
	<b>.</b>		Aquitaina	10:05 am-12:05 pm		
10:05 am-12:10 pm Session 2: Analog Building Blocks and Sensing Circuits	10:05 am-11:45 am <b>Session 3:</b> Voltage Controlled Oscillators and Power Amplifiers	10:05 am-11:45 am Session 4: SC-based Power Conversion	10:05 am-12:10 pm Session 5: Incremental ADCs	Session 6: Forum: Hardware and Architectural Strategies for Building Cutting-edge AI Platforms		
12:00 pm-1:30 pm LUNCH BREAK (on own)						
1:30 pm-3:00 pm Session 7: Panel: Do we really need a linear-gain amplifier anymore?	1:30 pm-3:10 pm <b>Session 8:</b> Advancements in Low- Power Wireless Technologies	1:30 pm-3:10 pm <b>Session 9:</b> Power Converter Techniques	1:30 pm-3:10 pm Session 10: Emerging Paradigms for AI, HPC, and Edge Computation	1:30 pm-3:10 pm <b>Session 11:</b> ASIC and Accelerators		
3:10 pm-3:35 pm BREAK Grand Ballroom Foyer						
3:35 pm-5:15 pm Session 12: Advancements in Low-Power, High-Performance Analog Sensing and Interface Technologies	3:35 pm-5:40 pm <b>Session 13:</b> High-Speed Nyquist ADCs	3:35 pm-5:15 pm Session 9 (cont'd): Power Converter Techniques 5:30 pm-7:30 pm	3:35 pm-5:15 pm <b>Session 10 (cont'd):</b> Emerging Paradigms for AI, HPC, and Edge Computation	3:10 pm-5:40 pm <b>Session 11 (cont'd):</b> ASIC and Accelerators		
Welcome Reception & Best Paper Candidate Poster Session Harborside Pavilion						



2025 Program-at-a-Glance Boston, Massachusetts, USA

Tuesday, 15 April 2025					
Grand Ballroom	Olympia	Michelangelo	Aquitania	Brittannic	
8:00 am-9:40 am <b>Session 14:</b> Innovations in High- Performance Analog and Mixed- Signal Circuit Design	8:00 am-9:30 am Session 15: Panel: mmWave/THz Design: A New Paradigm or a Repeat of History with Faster Transistors?	8:00 am-9:40 am <b>Session 16:</b> Application-Specific Power Management	8:00 am-9:40 am <b>Session 17:</b> Next-Generation Systems: From Datacenters to the Edge	8:00 am-9:40 am <b>Session 18:</b> Digital Compute-in- Memory	
		9:40 am-10:05 am BREAK			
		Grand Ballroom Foyer			
10:05 am-12:05 pm <b>Session 19:</b> Forum: Potential of Open Source Design for Analog/Mixed Signal IC Education	10:05 am-11:35 am Session 20: Panel: Wireline and Lightwave Interconnects - The Shifting Boundary in the AI Era	10:05 am-11:45 am <b>Session 16 (cont'd):</b> Application- Specific Power Management		10:05 am-11:45 am <b>Session 18 (cont'd):</b> Digital Compute-in-Memory	
	Session	12:00 pm-1:30 pm <b>21:</b> Keynote Luncheon Session <sub>(Registr</sub>	ation required)		
		Skyline Ballroom			
1:30 pm-5:15 pm Session 22: High Performance Transceivers	1:30 pm-3:10 pm Session 23: Cryogenic and Silicon Photonic ICs	1:30 pm-3:10 pm Session 24: Hybrid DC-DC Converters	1:30 pm-3:10 pm <b>Session 25:</b> High-speed Wireline and Optical Communication	1:30 pm-3:10 pm Session 26: Advanced Biopotential Interfaces	
Halloconvero	T Hotomo rec	3:10 pm-3:35 pm BREAK		intellaces	
		Grand Ballroom Fover			
3:35 pm-5:15 pm Session 22 (cont'd): High Performance Transceivers	3:35 pm-5:35 pm <b>Session 27:</b> Probabilistic Computing	3:35 pm-5:15 pm Session 24 (cont'd): Hybrid DC- DC Converters	3:35 pm-5:15 pm <b>Session 25 (cont'd):</b> High-speed Wireline and Optical Communication	3:35 pm-5:15 pm <b>Session 26 (cont'd):</b> Advanced Biopotential Interfaces	
		5:30 pm-6:30 pm			
	IEEE SSCS Young	Professionals and Women in Circuit	its Mentoring Event		
	-	Michelangelo			
		6:00 pm-8:00 pm			
	CICC Confe	erence Reception & Industry Informa	ition Session		
		Skyline Ballroom			



## 2025 Program-at-a-Glance

		Boston. Massachusetts. USA					
Wednesday, 16 April 2025							
		8:30 am-9:40 am					
Keynote Session							
		Grand Ballroom					
	9:40 am-10:05 am BREAK						
Grand Ballroom Foyer							
Grand Ballroom	Olympia	Michelangelo	Aquitania	Brittannic			
10:05 am-12:10 pm	10:05 am-12:05 pm	10:05 am-12:10 pm	10:05 am-11:45 am	10:05 am-12:05 pm			
Session 28: Next-Generation	Session 29: Forum: Emerging	Session 30: Continuous-Time	Session 31: Energy Efficient	Session 32: Panel: The Impact of			
Systems: Hardware for Quantum	Techniques for Phase Locked	ADCs	Wireline Interconnects	Al: A Job Creator or Destroyer?			
and Secure Computing	Loops	ADCS		AI. A JOD Cleator of Destroyer?			
		00 pm- 1:30 pm LUNCH BREAK (on					
1:30 pm-3:10 pm	1:30 pm-3:10 pm	1:30 pm-3:10 pm	1:30 pm-3:10 pm	1:30 pm-3:10 pm			
Session 33: Advancing System	Session 34: Design Techniques	Session 35: High-Resolution and	Session 36: Communication	Session 37: Machine Learning and			
Designs with Chiplet Technology	for RF/mmWave CMOS Phased-	Noise-Shaping ADCs	Computing and Sensing	Energy Efficient SoCs			
(CICC/CHISIC)	Locked Loops		Techniques in Biomedical Systems	Energy Encient 0003			
	3:10 pm-3:35 pm BREAK						
	Grand Ballroom Foyer						
3:35 pm-5:15 pm	3:35 pm-4:50 pm	3:35 pm-5:15 pm	3:35 pm-4:50 pm				
Session 33 (cont'd): Advancing	Session 34 (cont'd): Design	Session 35 (cont'd): High-	Session 36 (cont'd):	3:35 pm-5:40 pm			
System Designs with Chiplet	Techniques for RF/mmWave	Resolution and Noise-Shaping	Communication Computing and	Session 37 (cont'd): Machine			
Technology (CICC/CHISIC)	CMOS Phased-Locked Loops	ADCs	Sensing Techniques in Biomedical	Learning and Energy Efficient SoCs			
			Systems				
5:30 pm-6:16 pm							
CHISIC Keynote 1: Chip to Chip Communication for Next Generation AI Datacenters							
*CHISIC WORKSHOP REGISTRANTS ONLY							
Olympia							
6:15 pm-8:15 pm							
CHISIC Networking Reception *CHISIC WORKSHOP REGISTRANTS ONLY							
Skyline Ballroom							



2025 Program-at-a-Glance Boston, Massachusetts, USA

The below sessions are open to CHISIC Workshop registrants only.

To attend these sessions, please add the CHISIC Workshop item to your registration.

Thursday, 17 April 2025
7:00 am-8:00 am
Breakfast (provided)
Skyline Ballroom
8:00 am-10:05 am
CHISIC Workshop
Brittannic
10:05 am-10:20 am
Break
Grand Ballroom Foyer
10:20 am-12:20 pm
CHISIC Workshop
Brittannic
12:20 pm-12:25 pm
Group Pictures
Skyline Ballroom
12:25 pm-1:25 pm
Lunch Break (provided)
Skyline Ballroom
1:25 pm-3:25 pm
CHISIC Workshop
Brittannic
Break
3:25 pm-3:40 pm
Grand Ballroom Foyer
3:40 pm-5:00 pm
CHISIC Workshop
Brittannic
5:00 pm-5:05 pm
CHISIC Workshop - Closing Ceremony
Brittannic