April 23-26, 2023 San Antonio, Texas, USA www.ieee-cicc.org

# ie CICC

IEEE Custom Integrated Circuits Conference

**General Chair** 

Samuel Palermo, Texas A&M University

**Conference Chair** 

Arijit Raychowdhury, Georgia Institute of Technology

**Technical Program Co-Chairs** 

Eric Soenen, Silicon Labs

Nan Sun, Tsinghua University





### Welcome from the CICC Committee

Welcome to the CICC 2023 conference! On behalf of the Steering Committee and the Technical Program Committee, we are honored and delighted to present the 44th annual IEEE Custom Integrated Circuits Conference (CICC) – a showcase for Integrated Circuits. The conference will be organized as a live event, on-site at the Marriott Riverwalk hotel in San Antonio, Texas. Our conference will be a vibrant forum for sharing state of the art techniques and results, learning from world-renowned experts in custom IC designs and adjacent fields, and networking in person with old and new colleagues.

CICC 2023 officially starts with 4 Educational Sessions on Sunday April 23<sup>rd</sup>, followed by daily keynote presentations and technical lectures from Monday through Wednesday. Throughout the conference, 23 Technical Sessions, 4 Forum Sessions, and 4 Panel Sessions are strategically placed to highlight the latest trends and challenges. The Outstanding Paper awards and closing ceremony is scheduled at the end of the conference. Registration covers all the events including the Educational Sessions on Sunday. Top-rated papers will be invited to the special issues in the IEEE Journal of Solid-State Circuits and the IEEE Solid State Circuits Letters.

The four Educational Sessions provide background tutorial information on several topics of active research, including "Crystal-less Timing and Frequency References", "Wearable and Implantable Sensors", "Mm-Wave and Sub-THz Phased Array Systems" and "Emerging Devices and Systems for Storage and Computing". All presenters are well-known for their contributions in their respective areas.

The Technical Sessions are the backbone of our conference. This year's Technical Sessions will showcase original innovative analog and digital circuit techniques covering a broad spectrum of technical topics, including: Analog Circuits, Data Converters, Design Foundations, Digital Circuits, Emerging Technologies, Power Management, Wireless Circuits, and Wireline Circuits. This year we are proud to offer a strong technical program with 121 lecture presentations, including 15 invited papers.

These Technical Sessions are complemented by Forums and Panels covering various popular areas related to integrated circuits and systems. We are pleased to offer 4 Forum Sessions, including "Ultra High-Speed Data Converters", "Recent Progress in LDOs and Voltage, Current, and Timing References", "Emerging Electrical and Optical Devices for Biomedical Applications" and "Standardizing Chiplet Design". In addition, we offer 4 Panel Sessions, including "It's 2023. Where are our Self-Driving cars?", "Improving ASIC Productivity", "Where is the Balance between Circuit and System-Level Innovation in our Solid-State Circuit Conference?" and "The CHIPS Act and Future of Semiconductor Innovation".

Moreover, we will hold exciting social events that include the Welcome Reception on Monday evening, SSCS Young Professionals and Women in Circuits Mentoring Event on Tuesday afternoon followed by the Conference Reception. The conference will close strong on Wednesday with the Best Paper Poster Session, and the Closing Ceremony where this year's outstanding paper winners will be announced.

Finally, the CICC Chairs and Steering Committee would like to extend their sincere thanks to the authors and the Technical Program Committee members for their hard work in writing and reviewing the papers and oral presentations. Your tireless efforts are essential to the success of CICC 2023 and are greatly appreciated. Please kindly join us at the conference in San Antonio this year!

Eric Soenen
Technical Program Committee Chair
2023 IEEE Custom Integrated Circuits Conference



# 2023 IEEE Custom Integrated Circuits Conference (CICC) Committees

### **Steering Committee**

**General Chair** 

Sam Palermo, Texas A&M University

**Conference Chair** 

Arijit Raychowdhury, Georgia Tech

**Technical Program Chair** 

Eric Soenen, Silicon Labs

**Technical Program Vice-Chair** 

Nan Sun, Tsinghua University

Solid State Circuits Society Representative

Hua Wang, Georgia Institute of Technology

**Treasurer** 

Fa Foster Dai, Auburn University

Past Chairman and Strategic Development

Chair

Christophe Antoine, Analog Devices

### **Organizing Committees**

**Best Paper and Awards** 

Amr Fahim, *Broadcom* Zhipeng Li, *Marvell* Xin Zhan, *IBM* 

**Educational Sessions** 

Jacques (Chris) Rudell, University of Washington

**Forums** 

Armin Tajalli, University of Utah

**Mentorship and Social Events** 

Jane Gu, University of California, Davis

**Outreach** 

Elkim Roa, *Universidad de Santander* Xuan (Silvia) Zhang, *Washington University*  **Panel Sessions** 

Jie Gu, Northwestern University Antonio Liscidini, University of Toronto

**Special Sessions** 

Jerald Yoo, National University of Singapore

**Sponsorship** 

Shenggao Li, *TSMC* Alicia Klinefelter, *Nvidia* 

### **Technical Program Committees**

### Analog Circuits and Techniques

Chair:

Antonio Liscidini, University of Toronto

Co-Chair:

Edoardo Bonizzoni, University of Pavia

**Committee Members:** 

Mark Oude Alink, University of Twente

Devrim Aksin, ADI

Ping-Hsuan Hsieh, National Tsing Hua University

Hiroki Ishikuro, Keio University

Mahdi Kashmiri. Meta

### **Data Converters**

Chair:

Seung-Tak Ryu, KAIST

Co-Chair:

Lukas Kull, Cisco Systems

### **Committee Members:**

Vanessa Chen, Carnegie Mellon University

Chia-Hung Chen, National Chiao Tung University

Jin-Tae Kim, Konkuk University, Korea

Martin Kinyua, TSMC

Shaolan Li, Georgia Institute of Technology

Qiang Li, University of Electronic Science and Technology of China

Yong Liu, Broadcom

Zhichao Tan, Zhejiang University

Filip Tavernier, Katholieke Universiteit Leuven

Haiyang (Henry) Zhu, ADI

### Digital Circuits, SoCs, and Systems

Chair:

Gregory Chen, Intel Corporation

Co-Chair:

Saad Bin Nasir, Qualcomm

### **Committee Members:**

Behnam Amelifard, Qualcomm

Elnaz Ansari, Google

Ningyuan Cao, University of Notre Dame

Jie Gu, Northwestern University

Monodeep Kar, IBM

Win-San (Vince) Khwa, TSMC

Bongjin Kim, University of California, Santa Barbara

Alicia Klinefelter, nVidia

Yoonmyung Lee. Sungkyunkwan University

Yingyan (Celine) Lin, Georgia Tech

Yongpan Liu, Tsinghua University

Divya Prasad, AMD

Elkim Roa, Global Foundries

Visvesh Sathe, Georgia Institute of Technology

Shreyas Sen, Purdue University

WeiWei Shan, Southeast University, Nanjing

Amr Suleiman, Meta Carlos Tokunaga, Intel Farah Yahya, Everactive

### Emerging Technologies, Systems, and Applications

Chair:

Drew Hall, University of California San Diego

Co-Chair:

Ulkuhan Guler, Worcester Polytechnic Institute

**Committee Members:** 

Youngcheol Chae, Yonsei University, S. Korea

SungWon Chung, Neuralink

Yaoyao Jia, University of Texas at Austin

Chul Kim, KAIST

Kyeongha Kwon, KAIST

Shih-Chii Liu, University of Zurich and ETH Zurich

Kiichi Niitsu, Nagoya University

Jong Seok Park, Apple

Kaushik Sengupta, Princeton University

Mahsa Shoaran, EPFL, Lausanne

Constantine Sideris, USC

Jiawei Xu, Fudan University

KaiYuan Yang, Rice University

Jerald Yoo, National University of Singapore

### Foundation of System Design

Chair:

Jaydeep P Kulkarni, The University of Texas at Austin

Co-Chair:

Farhana Sheikh, Intel

### **Committee Members:**

Charles Augustine, Intel

Xinfei Guo, Shanghai Jiao Tong University

Mitsuhiko Igarashi, Renesas Electronics Corporation

Siddharth Joshi, University of Notre Dame

Jing (Jane) Li, University of Pennsylvania

Xuan (Silvia) Zhang, Washington University in St. Louis

Zhengya Zhang, University of Michigan

### Power Management

Chair:

Yan Lu, University of Macau

Co-Chair:

Jason Stauth, Dartmouth College

**Committee Members:** 

Cheng Huang, Iowa State University

Rinkle Jain, Intel

Hvun-Sik Kim. KAIST

Hanh-Phuc Le, University of California San Diego

Raveesh Magod, Texas Instruments

Patrick Mercier, University of California San Diego

Hans Meyvaert, Lion Semi

SriHarsh Pakala, NXP

John Pigott, NXP

Alan Roth, *TSMC* Xin Zhang, *IBM* 

### Wireless Transceivers and RF/mm-Wave Circuits and Systems

Chair:

Steven Bowers, University of Virginia

Co-Chair:

Aritra Banerjee, Arionic

**Committee Members:** 

Hamidreza Agahsi, University of California, Davis

Ritesh Bhat, Intel

Sudipto Chakraborty, IBM

Debopriyo Chowdhury, Broadcom

Wei Deng, Tsinghua University

Tolga Dinc, Texas Instruments

Amr Fahim, Inphi Corporation

Jane Gu, University of California, Davis

Hsieh-Hung Hsien, TSMC

Renzhi Liu, Intel

Xun Luo, University of Electronic Science and Technology of China

Mustafijur Rahman, IIT Delhi

Jacques "Chris" Rudell, University of Washington

Julian Tham, Infineon Technologies

Yahya Tousi, University of Minnesota

Yanjie Wang, South China University of Technology

Wanghua Wu, Samsung

## Wireline and Optical Communications Circuits and Systems

Chair:

Mozhgan Mansuri, Intel

Co-Chair:

Tzu-Chien Hsueh, University of California, San Diego

**Committee Members:** 

Tejasvi Anand, Oregon State University

Xi Chen, Nvidia

Tod Dickson, IBM

Xiang Gao, Zhejiang University

Shenggao (victor) Li, TSMC

Zhipeng Li, Marvell

Mayank Raj, Xilinx

Armin Tajalli, University of Utah

Zhichao Zhang, Intel



**2023 Program-at-a-Glance**Conference will take place in San Antonio, Texas, USA, Central Daylight Time (CDT)

		*All Sunda	Sunday, Ap		registration*		
Salon A Salo		Salon B			Salon E		Salon F
9:00 am-4:45 pm (12:15 pm-1:30 pm break) Educational Session 1 Crystal-Less Timing/Freque References	-	9:00 am-4:45 (12:15 pm-1:30 p Educational Ses Emerging Devices and Sy- and Comput	m break) ssion 2: stems for Storage	(12:15 pm-1:30 pm break)		9:00 am-4:45 pm (12:15 pm-1:30 pm break) Educational Session 4: Millimeter Wave/ sub-THz Phased Array Systems	
			Monday, Ap	oril 24, 2023			
			8:00 am- <b>Welcome and Op</b> Salo	pening Remarks			
8:20 am-9:10 am  Session 1: Keynote Session  Salon C							
			9:10 am-9:30	am BREAK			
Salon A		Salon B	Salo	n C	Salon E		Salon F
9:30 am-11:40 am  Session 2: Low-power Digital  Circuits	Session	9:30 am-11:30 am <b>on 3:</b> Forum: Ultra High- eed Data Converters	9:30 am-7 Session 4: Gate	Drivers and GaN	9:30 am-11:40 am Session 5: Low Power Qi Computing & Wireles Transceivers	uantum	9:30 am-11:40 am Session 6: Architectures for Advancing Computing
	l .		11:40 am-1:00	) pm BREAK			
1:00 pm-4:40 pm (2:45 pm-3:00 pm break) Session 7: Compute in Memory and Ising Machines	(2:4 <b>Sess</b>	1:00 pm-4:15 pm 45 pm-3:00 pm break) sion 8: Data Converter Design Techniques	1:00 pm- (2:45 pm-3:0 Session 9: DC-	0 pm break)	1:00 pm-4:15 pm (2:45 pm-3:00 pm bre Session 10: Recent Adva Silicon Based Terahertz S	inces in	1:00 pm-5:05 pm (2:45 pm-3:00 pm break) <b>Session 11:</b> Analog Sensor Interfaces
			5:30 pm- <b>Welcome I</b> <i>Pool Deck</i>	Reception			



2023 Program-at-a-Glance
Conference will take place in San Antonio, Texas, USA, Central Daylight Time (CDT)

	Tuesday, April 25, 2023			
Salon A	Salon B	Salon C	Salon E	Salon F
8:00 am-10:00 am  Session 12: Forum: Recent Progress in LDOs and Voltage, Current, and Timing References	8:00 am-10:00 am Session 13: Forum: Emerging Electrical and Optical Devices for Biomedical Applications	8:00 am-10:50 am (9:45 am -10:00 am break) Session 14: Heterogenous SoCs for	8:00 am-11:40 am (9:45 am -10:00 am break) Session 15: Frequency Generation,	8:00 am-11:15 am (9:45 am -10:00 am break) <b>Session 16:</b> ADCs with Noise
10:10 am-11:30 am  Session 17: Analog Techniques	10:10 am-11:50 am A-SSCC Best Student Papers	Next-Gen Compute Applications	Clocking and Power Transfer	Shaping
		12:00 pm-1:30 pm Session 18: Luncheon Keynote Session Salon D	1	
1:45 pm-4:35 pm (3:30 pm-3:45 pm break) Session 19: Timing Circuits	1:45 pm-5:00 pm (3:30 pm-3:45 pm break) <b>Session 20</b> : Machine Learning	1:45 pm-4:35 pm (3:30 pm-3:45 pm break) Session 21: Mixed-Signal Foundational IPs for Emerging Systems	1:45 pm-3:15 pm  Session 22: Panel: It's 2023. Where are our self-driving cars?	1:45 pm-5:25 pm (3:30 pm-3:45 pm break) Session 23: Advances in Low-power, High-performance Sensor Interfaces
	IEEE SSCS Your	4:30 pm-6:00 pm ng Professionals and Women in Circuits Riverview – P1 Level	s Mentoring Event	
		5:30 pm-7:30 pm CICC Conference Reception Salon D		
		Wednesday, April 26, 2023		
		8:00 am-8:50 am <b>Session 24:</b> Keynote Session <i>Salon C</i>		
		8:50 am-9:00 am BREAK		
Salon E	Salon B	Salon C	Salon A	Salon F
9:00 am-10:30 am  Session 25: Panel: Improving ASIC  Productivity	9:00 am-11:00 am <b>Session 26:</b> Forum: Standardizing Chiplet Design	9:00 am-11:10 am  Session 27: Advanced Techniques for Wireline Communications	9:00 am-10:45 am  Session 28: mm-Wave Transceiver and Front-end Building Blocks for Radar and Communication	9:00 am-10:45 am  Session 29: Gigasample-Rate Data Converters
Colon A	Solon F	10:45 am-1:00 pm BREAK	Colon B	Colon C
Salon A	Salon E	Salon F	Salon B	Salon C
1:00 pm-2:20 pm Session 30: Hardware Security	1:00 pm-2:30 pm  Session 31: Panel: Where is the balance between circuit and system-level innovation in our solid-state circuit conference?	1:00 pm-2:30 pm Session 32: Panel: CHIPS Act and Future of Semiconductor Innovation	1:00 pm-2:45 pm Session 33: Energy Harvesting and Wireless/Isolated Power Converters	1:00 pm-2:15 pm Session 34: SAR-based Gigasample- rate ADCs
		2:45 pm-3:00 pm BREAK		
	Best Pa	3:00 pm-4:00 pm per Poster Session & Closing/Awards C	Seremony	
		Salon C		





Sunday, 23 April		9am	ES3-1: E-Tattoos – Materials, Design, Manufacturing, Functionalities, and Applications
9am	Educational Session 1: Crystal-Less Timing/Frequency References Salon A Chaired by: Mark Stefan Oude Alink (Netherlands) and Wanghua Wu (United States)	10:45am	»Nanshu Lu (United States) 1(1. The University of Texas, Austin)  ES3-2: Brain Interface: High-Density Electrical Recording and Optical Modulation at Cellular Resolution
9am 10:45am	ES1-1: Integrated BAW-Based Frequency References  »Danielle Griffith (United States) <sup>1</sup> (1. Fellow, Texas Instruments)  ES1-2: MEMS for High-Performance Environmentally Robust Frequency References		»Sung-Yun Park (Korea, Republic of) <sup>1</sup> , Euisik Yoon (United States) <sup>2</sup> (1. Associate Professor, Dept. of Electronics Engineering, Pusan National University, Adjunct Research Scientist, Dept. of Electrical Engineering and Computer Science, University of Michigan, 2. Professor, Dept. of Electrical Engineering and Computer Science, Professor, Dept. of Biomedical Engineering, Professor, Dept. of Mechanical Engineering, Director, NSF International Program for Advancement of Neurotechnology)
9am	» <u>Sassan Tabatabaei</u> (United States) <sup>1</sup> (1. Senior VP Circuits Engineering, SiTime)  Educational Session 2: Emerging Devices and Systems for Storage	9am	Educational Session 4: Millimeter Wave/ sub-THz Phased Array Systems Salon F Chaired by: Mustafijur Rahman (India) and Sudipto Chakraborty (United
Jann	and Computing Salon B Chaired by: Jong Seok Park (United States)	9am	ES4-1: Recent Advances in THz Radar Imaging: Towards Millimeter Ranging Resolution and 2D Electronic Beam Steering with 1-Degree Angular Resolution
9am	ES2-1: From in-memory computing to analog and neuromorphic computing: augmenting CMOS with emerging memory devices for greater efficiency and capabilities  »John Paul Strachan (Germany)¹(1. Aachen University)	10:45am	»Ruonan Han (United States) <sup>1</sup> (1. Massachusetts Institute of Technology)  ES4-2: CMOS Sub-Terahertz Wireless Communications Using High-
10:45am	ES2-2: In-memory Computing: Is this a good solution for you?		»Minoru Fujishima (Japan)¹(1. Hiroshima University)
	»Mingku Kang (United States) <sup>1</sup> (1. University of California san diego)	12:15pm	Break
9am	<b>Educational Session 3: Wearable and Implantable Sensors</b> Salon E Chaired by: Yaoyao Jia (United States) and Chul Kim (Korea, Republic of)	12:15pm 12:15pm	Break Break





Continued	from <b>Sunday, 23 April</b>
12:15pm	Break
1:30pm	<b>Educational Session 1: Crystal-Less Timing/Frequency References</b> <i>Salon A</i> Chaired by: Wanghua Wu (United States) and Mark Stefan Oude Alink (Netherlands)
1:30pm	ES1-3: LC-Based Frequency References in CMOS
	» <u>Anne-Johan Annema</u> (Netherlands)¹(1. Professor at University of Twente, Enschede)
3:15pm	ES1-4: RC Frequency References in Standard CMOS
	» <u>Çağrı Gürleyük (</u> Netherlands)¹(1. Senior Member of Technical Staff, Ethernovia, Żeist)
1:30pm	Educational Session 2: Emerging Devices and Systems for Storage and Computing Salon B
	Chaired by: Jong Seok Park (United States)
1:30pm	ES2-3: Memory-Centric Computing
	» <u>Onur Mutlu (</u> Switzerland)¹(1. ETH Zurich)
3:15pm	ES2-4: Computing with p-Bits: Between a Bit and a q-Bit
	»Supriyo Datta (United States) ¹(1. Purdue University)
1:30pm	<b>Educational Session 3: Wearable and Implantable Sensors</b> <i>Salon E</i> Chaired by: Chul Kim (Korea, Republic of) and Yaoyao Jia (United States)

1:30pm	ES3-3: Skin-Interfaced Wearable Biosensors
	»Wei Gao (United States) ¹(1. California Institute of Technology)
3:15pm	ES3-4: Near-field Data Transmission for Biomedical Implants
	»Sohmyung Ha (United States) 1(1. New York University)
1:30pm	Educational Session 4: Millimeter Wave/ sub-THz Phased Array Systems Salon F Chaired by: Mustafijur Rahman (India) and Sudipto Chakraborty (United States)
1:30pm	ES4-3: CMOS mmWave/THz Phased-Array Transceiver Design for 6G  »Kenichi Okada (Japan)¹(1. Tokyo Institute of Technology)
3:15pm	ES4-4: Recent Baseband Discrete-time Delay Compensation for Large Scale Antenna Arrays
	»Subhanshu Gupta (United States) ¹(1. Washington State University)

Mond	Monday, 24 April					
8am	<b>Welcome and Opening Remarks</b> Salon C					
8:20am	Session 1: Keynote Session Salon C					
8:20am	Charting the Connected Future					
	» <u>Daniel Cooley</u> (United States) ¹(1. Chief Technology Officer, Silicon Labs)					





Continued from <b>Monday, 24 April</b>		11:15am	2-4: A 40nm 0.35V 25MHz Half-Select Disturb-Free Bit-interleaving 10T SRAM With Data-Aware Write-Path
9:30am	Digital Circuits, SoCs, and Systems I - Session 2: Low-power Digital Circuits Salon A Chaired by: Alicia Klinefelter (United States) and Visvesh Sathe (United States)		» <u>Yifei Li (</u> China)¹,Jian Chen (China)¹,Yuqi Wang (China)¹,Zihan Yin (United States)²,Hongyu Chen (China)³,Yajun Ha (China)¹(1. ShanghaiTech University, 2. USC, 3. Innovation Academy for Microsatellites)
9:30am	Introduction: Low-power Digital Circuits  »Alicia Klinefelter (United States) <sup>1</sup> , Visvesh Sathe (United States) <sup>2</sup> (1.	9:30am	Session 3: Forum: Ultra High-Speed Data Converters  Salon B  Chaired by: Jintae Kim (Korea, Republic of) and Yong Liu (United States)
	nVidia, 2. Georgia Institute of Technology)	9:30am	3-1: Data Converters for 200+Gbps Wireline Links and Transceivers
9:35am	2-1: A 28nm All-Digital, 1.92-7.32mV/LSB, 0.5-2GS/s sample rate, 0-latency Voltage Sensor with Dynamic PVT Calibration for Wide-		» <u>Tamer Ali (</u> United States) ¹(1. MediaTek)
	range Ádaptive Voltage Scaling	10am	3-2: High-Speed DAC Design in 4nm FinFET for 200+ Gb/s Wireline Transmitters
	» <u>Yuxuan Du (</u> China)¹,Haitao Ge (China)¹,Zhuo Chen (China)¹,Kaize Zhou (China)¹,Zhengguo Shen (China)¹,Weiwei Shan (China)¹(1. Southeast University, Nanjing)		»Tod Dickson (United States) <sup>1</sup> (1. IBM T.J. Watson Research Center)
10am	2-2: (Invited) Synchronous Die-to-Die Signaling Using Aeonic Connect	10:30am	3-3: Precision Clocking for High-Speed Data Converters
	» <u>Marcus van Ierssel (</u> Canada) <sup>1</sup> ,Fred Buhler (United States) <sup>1</sup> ,David Moore (United States) <sup>1</sup> ,Jeff Fredenburg (United States) <sup>1</sup> (1. Movellus		» <u>Tony Chan Carusone</u> (Canada)¹(1. University of Toronto & Alphawave Semi)
	Inc)	11am	3-4: High-speed D/A Conversion in FinFET CMOS Technology
10:50am	2-3: A 65nm 2.02mW 50Mbps Direct Analog to MJPEG Converter for Video Sensor Nodes using low-noise Switched Capacitor MAC-		»Pietro Caragiulo (United States) <sup>1</sup> (1. Stanford University)
	Quantizer with automatic calibration and Sparsity-aware ADC  »Gaurav Kumar K (United States) ¹, Gourab Barik (United States) ¹ ,Baibhab Chatterjee (United States) ², Sumon Bose (United States) ³ ,Shovan Maity (United States) ³, Shreyas Sen (United States) ¹(1. Purdue University, 2. University of Florida, 3. Quasistatics Inc)	9:30am	Power Management I - Session 4: Gate Drivers and GaN ICs Salon C Chaired by: Alan Roth (United States) and Raveesh Magod Ramakrishna (United States)

# **2023 IEEE Custom Integrated Circuits Conference (CICC)** 23 - 26 Apr 2023 All times in CDT



Continued	d from <b>Monday, 24 April</b>	9:30am	Introduction: Low Power Quantum Computing and Wireless Transceivers
9:30am	Introduction: Gate Drivers and GaN ICs  »Alan Roth (United States) <sup>1</sup> ,Raveesh Magod (United States) <sup>2</sup> (1. TSMC, 2. Texas Instruments)		» <u>Julian Tham (</u> United States) <sup>1</sup> ,Mustafijur Rahman (India) <sup>2</sup> (1. Infineon Technologies, 2. IIT Delhi)
9:35am 10:25am	4-1: (Invited) Digital Gate ICs for Driving and Sensing Power Devices to Achieve Low-Loss, Low-Noise, and Highly Reliable Power Electronic Systems  »Dibo Zhang (Japan)¹, Kohei Horii (Japan)¹, Katsuhiro Hata (Japan)¹, Makoto Takamiya (Japan)¹(1. The University of Tokyo)  4-2: A Monolithic GaN Driver and GaN Power Switch with Powerrail Charging Saturation Bootstrap Technique Achieving Gate Rising and Falling Time Ratio of 1.28	9:35am	5-1: (Invited) Low power cryogenic RF ASICs for quantum computing  » David Frank (United States) ¹, Sudipto Chakraborty (United States) ¹, Kevin Tien (United States) ¹, Pat Rosno (United States) ², Mark Yeck (United States) ¹, Joseph Glick (United States) ¹, Raphael Robertazzi (United States) ¹, Ray Richetta (United States) ³, John Bulzacchelli (United States) ¹, Daniel Ramirez (United States) ³, Dereje Yilma (United States) ³, Andy Davies (United States) ³, Rajiv Joshi (United States) ¹, Scott Lekuch (United States) ¹, Ken Inoue (United States) ¹, Devin Underwood (United States) ¹, Dorothy Wisnieff (United States) ¹, Chris Baks (United States) ¹, John Timmerwilke (United States) ¹, Peilin Song (United States) ¹, Blake Johnson (United States) ¹, Brian Gaucher (United States) ¹, Daniel
10:50am	»Yao Qin (China)¹,Xin Ming (China)¹,Zhi-yi Lin (China)¹,Zhijiu Wu (China)¹,Chunwang Zhuang (China)¹,Jian-Jun Kuang (China)¹,Peng Luo (China)²,Bo Zhang (China)¹(1. University of Electronic Science and Technology of China, 2. Chengdu Danxi Technology Co., Ltd)  4-3: (Invited) A GaN-on-Si Gate Driver with 14.7X Reduction in	10:25am	Friedman (United States) <sup>1</sup> (1. IBM T.J. Watson Research Center, 2. IBM Systems, 3. IBM Systems)  5-2: A -102dBm Sensitivity, 2.2µA Packet-Level-Duty-cycled Wake-Up Receiver with ADPLL achieving -30dB SIR
	**Hsing-Yen Tsai (Taiwan)¹, Kuo-Lin Zheng (Taiwan)², Ke-Horng Chen (Taiwan)¹, Ying-His Lin (Taiwan)³, Shian-Ru Lin (Taiwan)³, Tsung-Yen Tsai (Taiwan)³(1. National Yang Ming Chiao Tung University, 2. National Yang Ming Chiao Tung University & Chip-GaN Power Semiconductor Corp., 3. Realtek Semiconductor Corp.)		» <u>Linsheng Zhang</u> (United States) <sup>1</sup> ,Divya Duvvuri (United States) <sup>1</sup> ,Suprio Bhattacharya (United States) <sup>1</sup> ,Anjana Dissanayake (United States) <sup>1</sup> ,Xinjian Liu (United States) <sup>1</sup> ,Henry Bishop (United States) <sup>1</sup> ,Yaobin Zhang (United States) <sup>1</sup> ,Travis Blalock (United States) <sup>1</sup> ,Benton Calhoun (United States) <sup>1</sup> ,Steven Bowers (United States) <sup>1</sup> (1. University of Virginia)
9:30am	Wireless Transceivers and RF/mm-Wave Circuits and Systems I - Session 5: Low Power Quantum Computing & Wireless Transceivers Salon E Chaired by: Julian Tham (United States) and Mustafijur Rahman (India)	10:50am	5-3: A 12.2μW Interference Robust Wake-Up Receiver  »Hamid Jafari Sharemi (Iran, Islamic Republic of) ¹,Mehrdad Sharif Bakhtiar (Iran, Islamic Republic of) ¹(1. Sharif University of Technology)





Continued from <b>Monday, 24 April</b>		10:25am	6-3: A 138-TOPS/W Delta-Sigma Modulator-Based Variable- Resolution Activation In-Memory Computing Macro
11:15am	5-4: A Digital-Intensive 6-to-11 GHz 1T2R IEEE 802.15.4/4z- Compliant Multi-Functional Joint-Radar-Communication Transceiver SoC for Wireless Indoor Sensing Data-fusion		» <u>Vasundhara Damodaran (</u> United States) <sup>1</sup> ,Ziyu Liu (United States) <sup>1</sup> , Jae-sun Seo (United States) <sup>1</sup> ,Arindam Sanyal (United States) <sup>1</sup> (1. Arizona State University)
	»Bufan Zhu (China)¹,Wei Deng (China)¹,Ziying Huang (China)¹,Haikun Jia (China)¹, <u>Haiyang Jia (</u> China)¹,Angxiao Yan (China)¹,Yumeng Yang (China)¹,Junfeng Liu (China)¹,Yu Fu (China)¹,Shiyan Sun (China)¹,Chao Tang (China)¹,Taikun Ma (China)¹,Jiajie Tang (China)¹,Baoyong Chi (China)¹(1. Tsinghua University)	10:50am	6-4: DenseCIM: Binary Weighted-Capacitor SRAM Computation-In- Memory with Column-by-Column Dynamic Range Calibration SAR ADC
9:30am	Emerging Technologies, Systems, and Applications I - Session 6: Architectures for Advancing Computing Salon F		»Yong-Jun Jo (Singapore)¹,Boon Peng Yap (Singapore)¹,Dong-Hyun Yoon (Singapore)¹,Hyunjoon Kim (Singapore)¹,Yuanjin Zheng (Singapore)¹,Tony Tae-Hyoung Kim (Singapore)¹(1. Nanyang Technological University)
	Chaired by: Kaiyuan Yang (United States) and Jerald Yoo (Singapore)	11:15am	6-5: dToF LIDAR System Using Addressable Multi-Channel VCSEL Transmitter, 128x80 SPAD Sensor, and ML-Based Object Detection
9:30am	Introduction: Architectures for Advancing Computing		for Adaptive Beam-Steering
	» <u>KaiYuan Yang (</u> United States) ¹,Jerald Yoo (Singapore)²(1. Rice University, 2. National University of Singapore)		» <u>Yifan Wu (</u> China) <sup>1</sup> ,Sifan Zhou (China) <sup>2</sup> ,Miao Sun (China) <sup>3</sup> ,Tao Xia (China) <sup>3</sup> ,Jian Qian (China) <sup>3</sup> ,Lei Wang (China) <sup>4</sup> ,Shi Shi (China) <sup>4</sup> ,Lebei Cui (China) <sup>3</sup> ,Jier Wang (China) <sup>3</sup> ,Yuan Li (China) <sup>3</sup> ,Hengwei Yu (China) <sup>3</sup>
9:35am	6-1: A 333TOPS/W Logic-Compatible Multi-Level Embedded Flash Compute-In-Memory Macro with Dual-Slope Computation		,Zhihong Lin (China)³,Lei Qiu (China)¹,Yajié Qin (China)³,Min Sun (China) ⁵,Rui Bai (China)⁴,Xuefeng Chen (China)⁴,Patrick Chiang (China)³ ,Shenglong Zhuo (China)³(1. The college of electronics and information
	»Edward Choi (Korea, Republic of) <sup>1</sup> ,Injun Choi (Korea, Republic of) <sup>1</sup> ,Vincent Lukito (Korea, Republic of) <sup>1</sup> ,Dong-Hwi Choi (Korea, Republic of) <sup>1</sup> ,Donghyeon Yi (Korea, Republic of) <sup>1</sup> ,Ik-joon Chang (Korea, Republic of) <sup>2</sup> ,Sohmyung Ha (United Arab Emirates) <sup>3</sup> ,Minkyu Je (Korea, Republic		engineering, Tongji University, Shanghai, China;, 2. Southeast University, Nanjing, 3. State Key Laboratory of ASIC and System, Fudan University, Shanghai, China, 4. PhotonIC Technologies, Shanghai, China, 5. Tencent Research)
	of) ¹(1. Korea Advanced Institute of Science and Technology, 2. Kyung Hee University, 3. New York University Abu Dhabi)	1pm	Digital Circuits, SoCs, and Systems II - Session 7: Compute in Memory and Ising Machines
10am	6-2: Sub-mW/qubit 5.2-7.2GHz 65nm Cryo-CMOS RX for Scalable Quantum Computing Applications		Salon A Chaired by: Bongjin Kim (United States) and Yongpan Liu (China)
	»Aravind Nagulu (United States) <sup>1</sup> ,Leonardo M Ranzani (United States) <sup>2</sup> ,Guilhem J Ribeill (United States) <sup>2</sup> ,Martin V Gustafsson (United States)	1pm	Introduction: Compute in Memory and Ising Machines
	<sup>2</sup> ,Thomas A Ohki (United States) <sup>2</sup> ,Harish Krishnaswamy (United States) <sup>3</sup> (1. Washington University in St. Louis, 2. Raytheon BBN Technologies, 3. Columbia University)		» <u>Bongjin Kim (</u> United States) ¹,Yongpan Liu (China)²(1. University of California, Santa Barbara, 2. Tsinghua University)





Continue	d from <b>Monday, 24 April</b>	1pm	Introduction: Data Converter Design Techniques
1:05pm	7-1: A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC	1:05pm	»Vanessa Chen (United States) ¹(1. Carnegie Mellon University)  8-1: (Best Invited Paper Candidate) Calibration Techniques for Optimizing Performance of High-Speed ADCs
	»Jiahao Song (China)¹,Xiyuan Tang (China)¹,Haoyang Luo (China)¹,Haoyi Zhang (China)¹,Xin Qiao (China)¹,Zixuan Sun (China)¹, <u>Xiangxing Yang</u> (United States) ²,Yuan Wang (China)¹,Runsheng Wang (China)¹,Ru Huang (China)¹(1. Peking University, 2. pSemi Corporation)		» <u>Ewout Martens (Belgium)</u> <sup>1</sup> ,Nereo Markulic (Belgium) <sup>1</sup> ,Jorge Lagos Benites (Belgium) <sup>1</sup> ,Jan Craninckx (Belgium) <sup>1</sup> (1. IMEC)
1:30pm	7-2: CIMC: A 603TOPS/W In-Memory-Computing C3T Macro with Boolean/Convolutional Operation for Cryogenic Computing	1:55pm	8-2: (Best Student Paper Candidate) A 4.6K to 400K Functional PVT- Robust Ringamp-Based 250MS/s 12b Pipelined ADC with Pole- Aware Bias Calibration
	»Yuhao Shu (China)¹,Hongtu Zhang (China)¹,Qi Deng (China)¹,Hao Sun (China)¹,Yajun Ha (China)¹(1. ShanghaiTech University)		» <u>Kaoru Yamashita (J</u> apan)¹,Benjamin Hershberg (United States) ¹ ,Kentaro Yoshioka (Japan)¹,Hiroki Ishikuro (Japan)¹(1. Keio University)
1:55pm	7-3: A Double-Mode Sparse Compute-In-Memory Macro with	2:20pm	8-3: A 1GS/s 6-Core Programmable A/D Converter Array Supporting Architecture Restructuring and Multitasking
	Reconfigurable Single and Dual Layer Computation  »Yuanzhe ZHAO (Macao)¹, Minglei Zhang (Macao)¹, Pengyu He (Macao)¹		»Zhishuai Zhang (China)¹,Zijie Gao (China)¹,Siyu Huang (China)¹,Nan Sun (China)¹,Lu Jie (China)¹(1. Tsinghua University)
	,Yan Zhu (Macao)¹,Chi-Hang Chan (Macao)¹,R. P. Martins (Macao)¹(1. University of Macau)	1pm	Power Management II - Session 9: DC-DC Converters Salon C
2:20pm	7-4: A Graph Neural Network Computing-in-Memory Macro and Accelerator with Analog-Digital Hybrid Transformation and CAMenabled Search-reduce		Chaired by: John Pigott (United States) and SriHarsh Pakala (United States)
	» <u>Yipeng Wang</u> (United States) ¹,Shanshan Xie (United States) ¹,Jacob Rohan (United States) ¹,Meizhi Wang (United States) ¹,Mengtian Yang	1pm	Introduction: DC-DC Converters
	(United States) <sup>1</sup> , Sirish Oruganti (United States) <sup>1</sup> , Jaydeep P Kulkarni (United States) <sup>1</sup> (1. University of Texas at Austin)		» <u>John Pigott (</u> United States) ¹,SriHarsh Pakala (United States) ¹(1. NXP)
1pm	Data Converters I -	1:05pm	9-1: 4C 3-Level Hybrid Buck Converter for 12~48V-to-1V Point-of- Load Applications
	Session 8: Data Converter Design Techniques Salon B Chaired by: Vanessa Chen (United States)		» <u>Hon-Piu Lam</u> (Hong Kong) ¹,Wing-Hung Ki (Hong Kong) ¹,Philip K. T. Mok (Hong Kong) ¹(1. Hong Kong University of Science and Technology)





Continued from <b>Monday, 24 April</b>		1:05pm	10-1: (Invited) High-Power, Efficient THz Generation in Silicon for
1:30pm	9-2: A 4-to-42V Input, 95.5% Efficiency, 3.2µA-IQ, DC-DC Buck Converter Featuring a Leakage-Emulated Bootstrap Refresher and Anti-Deadlock Self-Bias Supply for Battery-Powered Automotive Uses		**Market Representation **Aydin Babakhani (United States) 1, Sidharth Thomas (United States) 1, Sam Razavian (United States) 1(1. University of California, Los Angeles)
	» <u>Heejun Lee (</u> Korea, Republic of) ¹,Hyunki Han (Korea, Republic of) ¹,Hyun-Sik Kim (Korea, Republic of) ¹(1. KAIST)	1:55pm	10-2: A 194-238GHz Fully On-Chip Self-Referenced Frequency Stabilized Radiator for High Range Resolution Imaging
1:55pm	9-3: An 87.2%-peak efficiency 4.1W-output power switched capacitor 3-level inverting buck-boost dc-dc converter  »Samuele Fusetto (Italy)¹, Elisabetta Moisello (Italy)¹, Holger Petersen (Germany)², Siamak Abedinpour (United States)², Piero Malcovati (Italy)¹, Edoardo Bonizzoni (Italy)¹(1. University of Pavia, 2. Renesas Electronics)	2:20pm	» <u>Bahareh Hadidian</u> (United States) <sup>1</sup> ,Farzad Khoeini (United States) <sup>1</sup> ,S. M. Hossein Naghavi (United States) <sup>1</sup> ,Andreia Cathelin (France) <sup>2</sup> ,Kamal Sarabandi (United States) <sup>1</sup> ,Ehsan Afshari (United States) <sup>1</sup> (1. University of Michigan, Ann Arbor, 2. STMicroelectronics, Crolles)
2:20pm	9-4: (Best Student Paper Candidate) A Li-ion Battery Input 96.8% Peak Efficiency Single-Inductor Off-Chip-Capacitor-Free 2-Switch LED Driver with Two-Color Mixing Capability  »Caiyu Tong (China)¹, Zihao Fan (China)¹, Yuan Gao (China)¹(1. Southern University of Science and Technology)		10-3: A Compact CMOS 390 GHz Autodyne FMCW Radar with 57 GHz Bandwidth for Dental Imaging  »Morteza Tavakoli Taba (United States) ¹,S. M. Hossein Naghavi (United States) ¹,Morteza Fayazi (United States) ¹,Ali Sadeghi (United States) ²,Mohammed Aseeri (Saudi Arabia) ³,Andreia Cathelin (France)⁴,Ehsan Afshari (United States) ¹(1. University of Michigan, Ann Arbor, 2. University of Washington, 3. King Abdulaziz City for Science and Technology, 4. STMicroelectronics, Crolles)
1pm	Wireless Transceivers and RF/mm-Wave Circuits and Systems II - Session 10: Recent Advances in Silicon Based Terahertz Solutions Salon E Chaired by: Sudipto Chakraborty (United States) and Wanghua Wu (United States)	1pm	Analog Circuits and Techniques I - Session 11: Analog Sensor Interfaces Salon F Chaired by: Edoardo Bonizzoni (Italy) and DEVRIM AKSIN (United States)
1pm	Introduction: Recent Advances in Silicon Based Terahertz Solutions  »Sudipto Chakraborty (United States) <sup>1</sup> , Wanghua Wu (United States) <sup>2</sup> (1. IBM, 2. Samsung)	1pm	Introduction: Analog Sensor Interfaces  »Edoardo Bonizzoni (Italy)¹, Devrim Aksin (United States)²(1. University of Pavia, 2. ADI)





Continued	from <b>Monday, 24 April</b>	2:45pm	Break
1:05pm	11-1: A 72-Channel Resistive-and-Capacitive Sensor Interface Achieving 0.74µW/Channel and 0.038mm2/Channel by Noise-Orthogonalizing and Pad-Sharing Techniques  »Xiangdong Feng (China)¹, Yuxuan Luo (China)¹, Tianyi Cai (China)¹	3pm	Digital Circuits, SoCs, and Systems II cont'd - Session 7: Compute in Memory and Ising Machines Salon A Chaired by: Bongjin Kim (United States) and Yongpan Liu (China)
	"Xnangaong Teng (China)", Yunshan Zhang (China)", Yili Shen (China)", Yungfan Xuan (China)", Yunshan Zhang (China)", Yili Shen (China)", Changgui Yang (China)", Qijing Xiao (China)", Yong Chen (Macao)², Bo Zhao (China)"	3pm	7-5: A 65 nm 1.4-6.7 TOPS/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads
1:30pm	11-2: A 15.5b-ENOB 335mVpp-Linear-Input-Range 4.7GΩ-Input-Impedance Direct-ADC Based Analog Front-End		» <u>Mustafa Ali</u> (United States) <sup>1</sup> ,Indranil Chakraborty (United States) <sup>1</sup> ,Sakshi Choudhary (United States) <sup>1</sup> ,Dong Eun Kim (United States) <sup>1</sup> ,Muya Chang (United States) <sup>2</sup> ,Arijit Raychowdhury (United States) <sup>2</sup>
	» <u>Yijie Li (</u> China)¹,Weiqi Zhi (China)¹,Yuying Li (China)¹,Zhiliang Hong (China)¹,Jiawei Xu (China)¹(1. Fudan University)		,Kaushik Roy (United States) 1(1. Purdue University, 2. Georgia Institute of Technology)
1:55pm	11-3: A 0.06-mm <sup>2</sup> Current-Mode Noise-Shaping SAR based Temperature-to-Digital Converter with a 4.9-nJ Energy/Conversion	3:25pm	7-6: iMCU: A 102-μJ, 61-ms Digital In-Memory Computing-based Microcontroller Unit for Edge TinyML
	» <u>Antonio Aprile (</u> Italy)¹,Daniele Gardino (Italy)²,Michele Folz (Italy)²,Piero Malcovati (Italy)¹,Edoardo Bonizzoni (Italy)¹(1. University of Pavia, 2. TDK InvenSense)		»Chuan-Tung Lin (United States) ¹,Paul Huang (United States) ¹, Jonghyun Oh (United States) ¹,Dewei Wang (United States) ¹,Mingoo Seok (United States) ¹(1. Columbia University)
2:20pm	11-4: A 9.7fJ/ConvStep Capacitive Sensor Readout Circuit with Incremental Zoomed Time Domain Quantization	3:50pm	7-7: A Continuous-Time Ising Machine Using Coupled Inverter Chains Featuring Fully-Parallel One-Shot Spin Updates
	»Zilong Shen (China)¹,Xiyuan Tang (China)¹,Zhongyi Wu (China)¹,Haoyang Luo (China)¹,Zongnan Wang (China)¹,Mingjie Liu (United States)²,Xing Zhang (China)¹,Yuan Wang (China)¹(1. Peking University, 2. NVIDIA Corporation)		»Chengshuo Yu (Singapore)¹, JUNJIE MU (Singapore)¹, Kevin Chai (Singapore)², Tony Tae-Hyoung Kim (Singapore)¹, Bongjin Kim (United States) ³(1. Nanyang Technological University, 2. Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), 3. University of California, Santa Barbara)
2:45pm	Break		(A"STAK), 3. Offiversity of Camornia, Santa Barbara)
2:45pm	Break	4:15pm	7-8: A Reconfigurable Ising Machine for Boolean Satisfiability Problems Featuring Many-Body Spin Interactions
2:45pm	Break		»Yuqi Su (Singapore)¹,Tony Tae-Hyoung Kim (Singapore)¹,Bongjin Kim (United States)², <u>Yong-Jun Jo (</u> Singapore)¹(1. Nanyang Technological
2:45pm	Break		University, 2. Úniversity of California, Santa Barbara)





Continue	d from <b>Monday, 24 April</b>	3pm	9-5: A 150nA IQ, 850mA ILOAD, <10mV Ripple Buck Converter with >90% Efficiency over 10µA to 450mA Loading Range
3pm	Data Converters I cont'd - Session 8: Data Converter Design Techniques Salon B Chaired by: Vanessa Chen (United States)		»Baochuang Wang (China)¹, Yiling Xie (China)¹, Jianping Guo (China)¹, Lir Cheng (China)²(1. Sun Yat-sen University, 2. University of Science and Technology of China)
3pm	8-4: An 80.2-to-89.1dB-SNDR 24k-to-200kHz-BW VCO-Based Synthesized ΔΣ ADC with 105dB SFDR in 28-nm CMOS	3:25pm	9-6: A 5V-to-0.5V Inductor-First Inductor-on-Ground Switched Capacitor Multi-Path Hybrid DC-DC Converter  »Junwei Huang (China)¹, Zhiguo Tong (China)¹, Yan Lu (China)¹, Chi-Seng Lam (China)¹, R. P. Martins (China)¹(1. University of Macau, Macau, China)
	» <u>Yi Zhong (</u> China)¹,Mingtao Zhan (China)¹,Wei Wang (China)¹,Xiyuan Tang (China)²,Lu Jie (China)¹,Nan Sun (China)¹(1. Tsinghua University, 2. Peking University)	3:50pm	9-7: A 96.6%-Efficiency Inductively Assisted Switched-Capacitor DC-DC Converter with 0.5-to-1.5V Output Voltage Range
3:25pm	8-5: Sniff-SAR: A 9.8fJ/cs 12b secure ADC with detection-driven protection against power and EM side-channel attack  »Ruicong Chen (United States) ¹, Anantha P. Chandrakasan (United States) ¹, Hae-Seung Lee (United States) ¹(1. Massachusetts Institute of Technology)	4:15pm	<ul> <li>»Sandeep Reddy Kukunuru (United States) ¹, Loai Salem (United States ¹(1. University of California, Santa Barbara)</li> <li>9-8: A 65nm Fully-integrated Fast-switching Buck Converter with Resonant Gate Drive and Automatic Tracking</li> <li>»Xi Chen (United States) ¹, Aly Shoukry (United States) ¹, Tianyu Jia (United States) ¹, Xin Zhang (United States) ², Raveesh Magod (United States) ³, Nachiket Desai (United States) ⁴, Jie Gu (United States) ¹(1. Northwestern University, 2. IBM, 3. Texas Instruments, 4. Intel)</li> </ul>
3:50pm	8-6: A Fully-Dynamic kT/C-Noise-Canceled SAR ADC with Trimming-Free Dynamic Amplifier  »Haoyu Zhuang (China)¹,Nan Sun (China)²,Linzhi Tao (China)¹,Yizhan Li (China)¹,Qiang Li (China)¹(1. University of Electronic Science and Technology of China, 2. Tsinghua University)	4:40pm	9-9: (Best Student Paper Candidate) A Fully-Integrated Direct-Conversion Resonant Switched Capacitor Converter with Modula Multi-Winding Current Ballasting  »Kishalay Datta (United States) 1, Prescott H Mclaughlin (United States) 2, Jason Stauth (United States) 1(1. Dartmouth, 2. Intel)
3pm	Power Management II cont'd - Session 9: DC-DC Converters Salon C Chaired by: John Pigott (United States) and SriHarsh Pakala (United States)	3pm	Wireless Transceivers and RF/mm-Wave Circuits and Systems II cont'd - Session 10: Recent Advances in Silicon Based Terahertz Solutions Salon E Chaired by: Sudipto Chakraborty (United States) and Wanghua Wu (United States)



Continue	ed from <b>Monday, 24 April</b>	3:50pm	11-6: A 3.9kHz bandwidth and 2µV offset current sensor analog front-end with a capacitively coupled amplifier using a dual frequency conversion technique
3pm	10-4: An Ultra-Wideband Amplifier with A Novel Non-Distributed Butterfly Topology Achieving 2-250 GHz Bandwidth and 4.67 THz GBW in 130nm SiGe BiCMOS		»Shotaro Wada (Japan)¹,Yoshikazu Furuta (Japan)¹,Soya Taniguchi (Japan)¹,Masaya Kondo (Japan)¹,Shogo Kawahara (Japan)¹,Tomohiro Nezuka (Japan)¹(1. MIRISE Technologies Corporation)
	» <u>Dawei Tang</u> (China)¹,Zekun Li (China)¹,Jixin Chen (China)¹,Peigen Zhou (China)¹,Zhe Chen (China)¹,Debin Hou (China)¹,Wei Hong (China)¹(1. Southeast University)	4:15pm	11-7: A 56fJ/Conversion-Step 178dB-FoMS Third-Order Hybrid CT-DT ΔΣ Capacitance-to-Digital Converter
3:25pm	10-5: A Low-Power 20Gb/s 196GHz BPSK Wireless Transmitter with Energy Efficiency FoM of 0.15pJ/bit/cm		» <u>Yoontae Jung</u> (Korea, Republic of) <sup>1</sup> , Jimin Koo (Korea, Republic of) <sup>1</sup> , Sein Oh (Korea, Republic of) <sup>1</sup> , Ji- Hoon Suh (Korea, Republic of) <sup>1</sup> , Donghee Cho (Korea, Republic of) <sup>1</sup> , Minkyu Je (Korea, Republic of) <sup>1</sup>
	» <u>Lili Chen</u> (United States) <sup>1</sup> ,Morteza Tavakoli Taba (United States) <sup>1</sup> ,Andreia Cathelin (France) <sup>2</sup> ,Ehsan Afshari (United States) <sup>1</sup> (1. University of Michigan, Ann Arbor, 2. STMicroelectronics, Crolles)	4:40pm	11-8: A 7.4μJ·ppm2 Resistance Sensor with ±120ppm (3σ) 1-Point- Trimmed Inaccuracy and <4ppm/°C Temperature Drift from −55°C to 125°C
3:50pm	10-6: (Best Student Paper Candidate) A 1.54mm2 Wake-Up Receiver Based on THz Carrier Wave and Integrated Cryptographic Authentication		»Sining Pan (China)¹, <u>Ning Pu (</u> China)¹,Haiyu Wang (China)¹,Hanjun Jiang (China)¹,Zhihua Wang (China)¹,Huaqiang Wu (China)¹(1. Tsinghua University)
	»Eunseok Lee (United States) <sup>1</sup> , Muhammad Ibrahim Wasiq Khan (United States) <sup>1</sup> , Xibi Chen (United States) <sup>1</sup> , Utsav Banerjee (India) <sup>2</sup> , Nathan Monroe (United States) <sup>1</sup> , Rabia Tugce Yazicigil (United States) <sup>3</sup>	5:30pm	Welcome Reception Pool Deck - 7th Floor
	Ruonan Han (United States) <sup>1</sup> ,Anantha P. Chandrakasan (United States) <sup>1</sup> (1. Massachusetts Institute of Technology, 2. Indian Institute of Science, 3. Boston University)	Tueso	day, 25 April
3pm	Session 11: Analog Sensor Interfaces Salon F Chaired by: Edoardo Bonizzoni (Italy) and DEVRIM AKSIN (United States)	8am	Session 12: Forum: Recent Progress in LDOs and Voltage, Current, and Timing References  Salon A
3pm	11-5: (Best Invited Paper Candidate) Analog Front-End Circuits for MEMS Microphones	8am	Chaired by: Mahdi Kashmiri (United States) and Ping-Hsuan Hsieh (Taiwan)  12-1: Recent Advancements in Integrated LDO Regulators

Tuesc	day, 25 April
8am	Session 12: Forum: Recent Progress in LDOs and Voltage, Current, and Timing References Salon A Chaired by: Mahdi Kashmiri (United States) and Ping-Hsuan Hsieh (Taiwan)
8am	<b>12-1: Recent Advancements in Integrated LDO Regulators</b> »Yan Lu (China)¹(1. University of Macau)

»Piero Malcovati (Italy)¹(1. University of Pavia)





Continued from <b>Tuesday, 25 April</b>		9:30am	13-4: Soft Deformable Bioelectronics towards Seamless Integration with Tissues and Organs
8:30am	12-2: Design of Ultra-low-power Bandgap Reference Circuits		»Cunjiang Yu (United States) ¹(1. Pennsylvania State University)
9am	» <u>Iae-Yoon Sim</u> (Korea, Republic of) ¹(1. POSTECH)  12-3: Sub-μW Non-Bandgap Voltage References: Review & Recent	8am	Foundation of System Design I - Session 14: Heterogenous SoCs for Next-Gen Compute Applications Salon C
	Progress  »Inhee Lee (United States) ¹(1. University of Pittsburgh)		Chaired by: Jaydeep P Kulkarni (United States) and Farhana Sheikh (United States)
9:30am	12-4: Recent Developments in RC Frequency References	8am	Introduction: Heterogenous SoCs for Next-Gen Compute Applications
	»Kofi A. A. Makinwa (Netherlands)¹(1. Delft University of Technology)		»Farhana Sheikh (United States) <sup>1</sup> ,Jaydeep Kulkarni (United States) <sup>2</sup> (1. Intel, 2. The University of Texas at Austin)
8am	Session 13: Forum: Emerging Electrical and Optical Devices for Biomedical Applications Salon B Chaired by: Yaoyao Jia (United States) and Youngcheol Chae (Korea, Republic of)	8:05am	14-1: (Invited) System Aspects of Deploying FPGAs for Cloud Infrastructure
8am	13-1: Future of Neural Interfaces: Multimodal Experiments and Neuromorphic Computing		» <u>Derek Chiou (</u> United States) ¹(1. The University of Texas at Austin and Microsoft)
	» <u>Duygu Kuzum (</u> United States) ¹(1. University of California, San Diego)	8:55am	14-2: (Best Student Paper Candidate) DECADES: A 67mm2, 1.46TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET
8:30am	13-2: All-Electrical Imaging of Cultured Cells with Semiconductor Sensor Arrays		»Fei Gao (United States) ¹,Ting-Jung Chang (United States) ¹,Ang Li
	» <u>Jacob Rosenstein</u> (United States) ¹(1. Associate Professor of Engineering, Brown University)	(United States) ¹,Marcelo Orenes-Vera (United States) ²,Paul Jackson (United States) ²,Paul Jackson (United States) ¹,Georgios Tziantzioulis (United States) ¹,Gipory Chirkov (United States) ¹,Gabriele To "Jonathan Balkind (United States) ³,Margaret № "Luca Carloni (United States) ²,David Wentzla	(United States) ¹, Marcelo Orenes-Vera (United States) ¹, Davide Giri (United States) ², Paul Jackson (United States) ¹, August Ning (United States) ¹, Georgios Tziantzioulis (United States) ¹, Joseph Zuckerman (United States) ², Jinzheng Tu (United States) ¹, Kaifeng Xu (United States)
9am	13-3: Novel Sensors and Systems for Digital Twin for Precision Health		<sup>1</sup> ,Grigory Chirkov (United States) <sup>1</sup> ,Gabriele Tombesi (United States) <sup>2</sup> , Jonathan Balkind (United States) <sup>3</sup> ,Margaret Martonosi (United States) <sup>1</sup> ,Luca Carloni (United States) <sup>2</sup> ,David Wentzlaff (United States) <sup>1</sup> (1. Princeton University, 2. Columbia University, 3. University of California,
	»Roozbeh Jafari (United States) ¹(1. Texas A&M University)		Santa Barbara)





Continued from <b>Tuesday, 25 April</b>		9:20am	15-3: A 13.5-to-28.8GHz 72.3%-Locking Range Multi-Phase Injection-Locked Frequency Tripler with Improved Output Power and Wideband Subharmonic-Spur Rejection in 28nm CMOS
9:20am	14-3: CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2, 1.92 MOPS/LUT, Fully Synthesizable, Cache-Coherent, Embedded FPGA		»Chao Fan (China) <sup>1</sup> ,Ya Zhao (China) <sup>1</sup> ,Yanlong Zhang (China) <sup>1</sup> ,Jun Yin (China) <sup>2</sup> ,Pui-In Mak (China) <sup>2</sup> ,Guohe Zhang (China) <sup>1</sup> ,Li Geng (China) <sup>1</sup> (1. Xi'an Jiaotong university, 2. University of Macau)
	»Ting-Jung Chang (United States) ¹,Ang Li (United States) ¹,Fei Gao (United States) ¹,Tuan Ta (United States) ²,Georgios Tziantzioulis (United States) ¹,Yanghui Ou (United States) ²,Moyang Wang (United States) ² Jinzheng Tu (United States) ¹,Kaifeng Xu (United States) ¹,Paul Jackson (United States) ¹,August Ning (United States) ¹,Grigory Chirkov (United States) ¹,Marcelo Orenes-Vera (United States) ¹,Shady Agwa (United States) ²,Xiaoyu Yan (United States) ¹,Eric Tang (United States) ² Jonathan Balkind (United States) ³,Christopher Batten (United States) ²	8am	Data Converters II - Session 16: ADCs with Noise Shaping Salon F Chaired by: Seung-Tak Ryu (Korea, Republic of) and Chia-Hung Chen (Taiwan)
	David Wentzlaff (United States) <sup>1</sup> (1. Princeton University, 2. Cornell University, 3. University of California, Santa Barbara)	8am	Introduction: ADCs with Noise Shaping
8am	8am Wireless Transceivers and RF/mm-Wave Circuits and Systems III - Session 15: Frequency Generation, Clocking and Power Transfer		» <u>Seung-Tak Ryu (</u> Korea, Republic of) ¹,Chia-Hung Chen (Taiwan)²(1. KAIST, 2. National Chiao Tung University)
	Salon E Chaired by: Debo Chowdhury (United States) and Aritra Banerjee (United	8:05am	m 16-1: (Invited) Weightings in Incremental ADCs: A Tutorial Review
8am	Introduction: Frequency Generation, Clocking and Power Transfer		»Ruiqi Gao (Macao)¹,Mingqiang Guo (Macao)¹, <u>Sai-Weng Sin (</u> Macao)¹, ,Liang Qi (China)²,Biao Wang (Macao)¹,Guoxing Wang (China)²,R. P. Martins (Macao)¹(1. University of Macau, 2. Shanghai Jiao Tong University)
	» <u>Debopriyo Chowdhury (</u> United States) <sup>1</sup> ,Aritra Banerjee (United States) <sup>2</sup> (1. Broadcom, 2. Arionic)	8:55am	16-2: An ELDC-Free 2.78mW 20MHz-BW 75.5dB-SNDR 4th-Order CTSDM Facilitated by 2nd-Order CT NS-SAR and AC-Coupled Negative-R
8:05am	15-1: (Invited) Wireless Power Transfer at Distance		» <u>ZiXuan Xu (</u> Macao)¹,Kai Xing (Macao)¹,Yan Zhu (Macao)¹,Chi-Hang
	»Ali Hajimiri (United States) <sup>1</sup> (1. California Institute of Technology)		Chan (Macao) <sup>1</sup> ,R. P. Martins (Portugal) <sup>2</sup> (1. University of Macau, 2. Instituto Superior Tecnico/University of Lisboa)
8:55am	15-2: A 25.0-to-35.9GHz Dual-Layer Quad-Core Dual-Mode VCO with 189.1dBc/Hz FoM and 200.2dBc/Hz FoMT at 1MHz Offset in 65nm CMOS	9:20am	16-3: An 84dB-SNDR 1-0 Quasi-MASH NS SAR with LSB Repeating and 12-bit Bridge-Crossing Segmented CDAC
	»Pingda Guan (China)¹,Haikun Jia (China)¹,Wei Deng (China)¹,Ruichang Ma (China)¹,Huabing Liao (China)¹,Zhihua Wang (China)¹,Baoyong Chi (China)¹(1. Tsinghua University)		»Zihao Jiao (China)¹,Hongrui Luo (China)¹,Jie Zhang (China)¹,Xiaofei Wang (China)²,Liang Chen (China)³,Hong Zhang (China)¹(1. Xi'an Jiaotong University, 2. Xi'an Jiaotong university, 3. Changzhou Power Supply Company, State Grid Jiangsu Electric Power Company)





Continued from <b>Tuesday, 25 April</b>		10am	15-4: An 86.5-105.6GHz LO Generator with Cascaded Implicit
9:45am	Break		Frequency Quintupling and Tripling Achieving -107.7dBc/Hz Phase Noise and 191.2dBc/Hz FoM at 1MHz Offset
9:45am	Break		» <u>Hao Guo (</u> United States) ¹,Taiyun Chi (United States) ¹(1. Rice University)
9:45am	Break	10:25am	45 5. A 266Uz Frantianal Ni Chausa Brusa Bill Basadan A Bual BTG
10am	Break		15-5: A 26GHz Fractional-N Charge-Pump PLL Based on A Dual-DTC- Assisted Time-Amplifying-Phase-Frequency Detector Achieving 37.1fs and 45.6fs rms Jitter for Integer-N and Fractional-N Channel
10am	Break		»Xinlin Geng (China)¹, <u>Zonglin Ye (</u> China)¹,Yao Xiao (China)¹,Qian Xie (China)¹,Zheng Wang (China)¹(1. University of Electronic Science and
10am	Foundation of System Design I cont'd - Session 14: Heterogenous SoCs for Next-Gen Compute Applications Salon C		Technology of China)
	Chaired by: Jaydeep P Kulkarni (United States) and Farhana Sheikh (United States)	10:50am	15-6: A 21.8-41.6GHz Fractional-N Sub-Sampling PLL with Dividerless Unequal-REF-Delay Frequency-Locked Loop Achieving –246.9dB FoMj and –270.3dB FoMj,N
10am			»Wen Chen (China)¹, Yiyang Shu (China)¹, Xun Luo (China)¹(1. University of Electronic Science and Technology of China)
	14-4: (Invited) Open-Source AXI4 Adapters for Chiplet Architectures		,
	»Nij Dorairaj (United States) ¹,David Kehlet (United States) ¹,Farhana Sheikh (United States) ²,Julie Zhang (United States) ¹,YunHui Huang	11:15am	15-7: A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference
	(United States) <sup>1</sup> ,Shawn Wang (United States) <sup>1</sup> (1. Intel Corporation, 2. Intel)		» <u>Dingxin Xu. (Japan)</u> <sup>1</sup> ,Yuncheng Zhang (Japan) <sup>1</sup> ,Hongye Huang (Japan) <sup>1</sup> ,Zheng Sun (Japan) <sup>1</sup> ,Bangan Liu (Japan) <sup>1</sup> ,Ashbir Aviat Fadila (Japan) <sup>1</sup> ,Junjun Qiu (Japan) <sup>1</sup> ,Zezheng Liu (Japan) <sup>1</sup> ,Wenqian Wang (Japan) <sup>1</sup> ,Yuang Xiong (Japan) <sup>1</sup> ,Waleed Madany (Japan) <sup>1</sup> ,Atsushi Shirane (Japan) <sup>1</sup> ,Kenichi Okada (Japan) <sup>1</sup> (1. Tokyo Institute of Technology)
10am	Wireless Transceivers and RF/mm-Wave Circuits and Systems III cont'd -	10am	Data Converters II cont'd -
	Session 15: Frequency Generation, Clocking and Power Transfer Salon E		Session 16: ADCs with Noise Shaping Salon F
	Chaired by: Debo Chowdhury (United States) and Aritra Banerjee (United States)		Chaired by: Seung-Tak Ryu (Korea, Republic of) and Chia-Hung Chen (Taiwan)





Continued from <b>Tuesday, 25 April</b>		10:10am	Introduction: Analog Techniques
10am	16-4: A 243µW 97.4dB-DR 50kHz-BW Multi-Rate CT Zoom ADC with Inherent DAC Mismatch Tolerance		»Mark Oude Alink (Netherlands) <sup>1</sup> ,Antonio Liscidini (Canada) <sup>2</sup> (1. University of Twente, 2. University of Toronto)
	»Junghyun Yoon (Korea, Republic of) <sup>1</sup> ,MoonHyung Jang (United States) <sup>2</sup> ,Changuk Lee (United States) <sup>3</sup> ,Youngcheol Chae (Korea, Republic of) <sup>1</sup> ,Yong Lim (Korea, Republic of) <sup>4</sup> (1. Yonsei University, 2. Stanford University, 3. University of California, Berkeley, 4. Samsung Electronics)	10:15am	17-1: A 0.69-Noise-Efficiency-Factor 4x-Current-Reuse Dynamic Comparator with A Stacking FIA  »Haoyu Zhuang (China)¹,Nan Sun (China)²,Yirui Cao (China)¹,Linzhi Tao (China)¹,Qiang Li (China)¹(1. University of Electronic Science and
10:25am	16-5: An 81.2dB-SNDR Dual-Residue Pipeline ADC with a 2nd-Order Noise-Shaping Interpolating SAR ADC		Technology of China, 2. Tsinghua University)
	» <u>Jae-Hyun Chung (</u> Korea, Republic of) ¹,Ye-Dam Kim (Korea, Republic of) ¹,Chang-Un Park (Korea, Republic of) ¹,Kun-Woo Park (Korea, Republic of) ²,Seung-Tak Ryu (Korea, Republic of) ²,Seung-Tak Ryu (Korea,	10:40am	17-2: A 69MHz-Bandwidth 40V/μs-Slew-rate 3nV/√Hz-Noise 4.5μV-Offset Chopper Operational Amplifier
10:50am	Republic of) (1. KAIST, 2. Gachon University)  16-6: Mixed-Order Correlated Dual-loop Sturdy MASH CT ΔΣ  Modulator with Distributed Signal Feed-in and VCO quantizer		»Yarallah Koolivand (Iran, Islamic Republic of) <sup>1</sup> , <u>Yasser Rezayean</u> (Denmark) <sup>2</sup> , Milad Zamani (Denmark) <sup>2</sup> , Meysam Akbari (Iran, Islamic Republic of) <sup>3</sup> , Omid Shoaei (Iran, Islamic Republic of) <sup>4</sup> , Kea-Tiong Tang (Taiwan) <sup>5</sup> , Farshad Moradi (Denmark) <sup>2</sup> (1. K. N. Toosi University of Technology, 2. Aarhus University, 3. University of Kurdistan, 4. University of Tehran, 5. National Tsing Hua University)
	»xiaodong xu (United States) <sup>1</sup> ,Beomsoo Park (United States) <sup>1</sup> ,Marino Guzman (United States) <sup>1</sup> ,Nima Maghari (United States) <sup>2</sup> (1. University of Florida, 2. Univeristy of Florida)	11:05am	17-3: A 92F2/bit Physically Unclonable Function Exploiting Channel Charge Injection and Mismatch Accumulation
11:02am	16-7: A 1-MHz-Bandwidth Continuous-Time Delta-Sigma ADC Achieving >90dB SFDR and >80dB Antialiasing Using Reference- Switched Resistive Feedback DACs		»Injune Yeo (Korea, Republic of) ¹,Dong-Woo Jee (Korea, Republic of) ², Jae-sun Seo (United States) ³(1. Chosun University, 2. Ajou University, 3. Arizona State University)
	»Sharvil Patil (Canada)¹,Raviteja Theertham (India)¹,Hajime Shibata (Canada)¹,Victor Kozlov (Canada)¹,Asha Ganesan (Canada)¹,Efram Burlingame (Canada)¹,Zhao Li (Canada)¹,Rama Thakar (United States) ¹,Qianqian Zhang (Canada)¹,Yue Yin (United States) ²,Aathreya Bhat (United States) ³(1. Analog Devices, 2. Meta, 3. NVIDIA Corporation)	10:10am	A-SSCC Best Student Papers Salon B Chaired by: Sudipto Chakraborty (United States) and SungWon Chung (United States)
10:10am	Analog Circuits and Techniques II - Session 17: Analog Techniques Salon A	10:10am	A 110-120-GHz, 12.2% Efficiency, 16.2-dBm Output Power Multiplying Outphasing Transmitter in 22-nm FDSOI
	Chaired by: Mark Stefan Oude Alink (Netherlands) and Antonio Liscidini (Canada)		» <u>leff Shih-Chieh Chien (</u> United States) <sup>1</sup> (1. University of California, Santa Barbara)





Continued	from <b>Tuesday</b> , <b>25 April</b>	1:45pm	Introduction: Timing Circuits
10:30am	A 37-39GHz Phase and Amplitude Detection Circuit with 0.060 degree and 0.043dB RMS Errors for the Calibration of 5GNR Phased-Array Beamforming		»Antonio Liscidini (Canada)¹, <u>Hiroki Ishikuro (</u> Japan)²,Edoardo Bonizzoni (Italy)³(1. University of Toronto, 2. Keio University, 3. University of Pavia)
	» <u>Yudai Yamazaki (</u> Japan)¹(1. Tokyo Institute of Technology)	1:50pm	19-1: A 0.012mm2 36.41kHz Temperature-Insensitive Current- Reuse Ring Oscillator Achieving 0.077%/V Line Sensitivity across a 1.3V-to-3.7V Unregulated Supply
10:50am	A 20-MHz 2.3-mW Receiver and a 25-V Transmitter for Ultrasound Capsule Endoscopy		»Zhicheng Dong (China)¹,Shubin Liu (China)¹,Xiaoteng Zhao (China)¹
	» <u>Kyeongwon leong (</u> Korea, Republic of) ¹(1. KAIST)		"Baotian Hao (China) <sup>2</sup> , Hongzhi Liang (China) <sup>1</sup> , Haolin Han (China) <sup>1</sup> , Menghao Wang (China) <sup>1</sup> , Weijie Han (United States) <sup>3</sup> , Zhangming Zhu (China) <sup>1</sup> (1. Xidian University, 2. legendsemi, 3. University of Texas at Dallas)
11:10am	A 0.56V/0.8V Vision Sensor with Temporal Contrast Pixel and Column-Parallel Local Binary Pattern Extraction for Dynamic		
	Depth Sensing Using Stereo Vision  »Min Yang Chiu (Taiwan)¹(1. National Tsing Hua University)	2:15pm	19-2: A 0.9V 2MHz 6.4x-Slope-Boosted Quadrature-Phase Relaxation Oscillator with 164.2dBc/Hz FoM and 62.5ppm Period Jitter in 0.18µm CMOS
11:30am	A 0.95pJ/b 5.12Gb/s/pin Charge-Recycling IOs with 47% Energy Reduction for Big Data Applications		» <u>Hoyong Seong</u> (Korea, Republic of) <sup>1</sup> ,Donghyun Youn (Korea, Republic of) <sup>1</sup> ,Injun Choi (Korea, Republic of) <sup>2</sup> ,Sohmyung Ha (United Arab Emirates) <sup>3</sup> ,Minkyu Je (Korea, Republic of) <sup>1</sup> (1. KAIST, 2. DGIST, 3. New York University Abu Dhabi)
	» <u>Han Wu</u> (Singapore)¹(1. National University of Singapore)		(,
12pm	Session 18: Keynote Luncheon Salon D	2:40pm	19-3: A High-Order-Temperature-Compensated 328kHz On-Chip RC Timer Using Time-Interleaved Resistors Achieving 1.5pJ/Cycle and 5.86ppm/°C
12pm	Terahertz CMOS Going Anywhere?		» <u>Jiawei Liao (</u> Switzerland)¹,Hesam Omdeh Ghiasi (Switzerland)¹,Giorgio Cristiano (Switzerland)¹,Taekwang Jang (Switzerland)¹(1. ETH Zürich)
	» <u>Kenneth O</u> (United States) ¹(1. Professor - Electrical Engineering, Texas Instruments Distinguished University Chair)	3:05pm	19-4: A 16GHz 33fs rms Integrated Jitter FLL-less Gear Shifting Reference Sampling PLL
1:45pm	Analog Circuits and Techniques III - Session 19: Timing Circuits Salon A Chaired by: Hiroki Ishikuro (Japan) and Edoardo Bonizzoni (Italy)		»Jusung Lee (Korea, Republic of) <sup>1</sup> , Youngwoo Jo (Korea, Republic of) <sup>1</sup> , Wonsik Yu (Korea, Republic of) <sup>1</sup> , WooSeok Kim (Korea, Republic of) <sup>1</sup> , Michael Choi (Korea, Republic of) <sup>1</sup> , Sanghune Park (Korea, Republic of) <sup>1</sup> , Jongshin Shin (Korea, Republic of) <sup>1</sup> (1. Samsung Electronics)





Continued from <b>Tuesday, 25 April</b>		2:40pm	20-3: (Invited) AI SoC Design Challenges in the Foundation Model Era
1:45pm	Digital Circuits, SoCs, and Systems III - Session 20: Machine Learning Salon B Chaired by: Ningyuan Cao (United States) and Yoonmyung Lee (Korea, Republic of)		»Zhengyu Chen (United States) <sup>1</sup> ,Dawei Huang (United States) <sup>1</sup> ,Mingran Wang (United States) <sup>1</sup> ,Bowen Yang (United States) <sup>1</sup> ,Jinuk Luke Shin (United States) <sup>1</sup> ,Changran Hu (United States) <sup>1</sup> ,Bo Li (United States) <sup>1</sup> ,Raghu Prabhakar (United States) <sup>1</sup> ,Gao Deng (United States) <sup>1</sup> ,Yongning Sheng (United States) <sup>1</sup> ,Sihua Fu (United States) <sup>1</sup> ,Lu Yuan (United States) <sup>1</sup> ,Tian Zhao (United States) <sup>1</sup> ,Yun Du (United States) <sup>1</sup> ,Jun Yang (United States) <sup>1</sup> ,Chen Liu (United States) <sup>1</sup> ,Viren Shah (United
1:45pm			States) ¹,Venkat Srinivasan (United States) ¹,Sumti Jairath (United States) ¹(1. SambaNova Systems)
	Introduction: Machine Learning  »Ningyuan Cao (United States) 1, Yoonmyung Lee (Korea, Republic of) 2(1. University of Notre Dame, 2. Sungkyunkwan University)	1:45pm	Session 21: Mixed-Signal Foundational IPs for Emerging Systems Salon C Chaired by: Siddharth Joshi (United States) and Jing (Jane) Li (United States)
1:50pm		1:45pm	Introduction: Mixed-Signal Foundational IPs for Emerging Systems
	20-1: Al Processor with Sparsity-adaptive Real-time Dynamic Frequency Modulation for Convolutional Neural Networks and Transformers		»Siddharth Joshi (United States) <sup>1</sup> ,Xuan (Silvia) Zhang (United States) <sup>2</sup> , Jing (Jane) Li (United States) <sup>3</sup> (1. University of Notre Dame, 2. Washington University in St. Louis, 3. University of Pennsylvania)
	»Yugandhar Khodke (United States) <sup>1</sup> ,Sadhana Shanmugasundaram (United States) <sup>1</sup> ,Yidong Li (United States) <sup>1</sup> ,Mingu Kang (United States) <sup>2</sup> (1. University of California san diego, 2. University of california, san diego)	1:50pm	21-1: (Best Invited Paper Candidate) Silicon Process Technology Constraints for Vertical Die-to-Die Interconnects  »Harrison Liew (United States) ¹, Farhana Sheikh (United States) ¹, David Kehlet (United States) ¹, Borivoje Nikolić (United States) ²(1. Intel, 2. University of California, Berkeley)
2:15pm	20-2: A 608nW Near-Microphone Keyword-Spotting Chip Using Real-Point Serial FFT-Based MFCC and Temporal Depthwise Separable CNN in 28nm CMOS  »Cai Li (China)¹, Haochang Zhi (China)¹, Long Chen (China)¹, Kaiyue Yang (China)¹, Junyi Qian (China)¹, Zhihao Yan (China)¹, Lixuan Zhu (China)¹, Weiwei Shan (China)¹(1. Southeast University)	2:40pm	21-2: A 12-ADC 25-Core Smart MPSoC Using ABB in 22FDX for 77GHz MIMO Radars at 52.6mW Average Power  »Hector Andres Gonzalez Diaz (Germany)¹, Bernhard Vogginger (Germany)¹, Chen Liu (Germany)¹, Marco Stolba (Germany)¹, Florian Kelber (Germany)¹, Heiner Bauer (Germany)¹, Stefan Hänzsche (Germany)¹, Stefan Scholze (Germany)¹, Marc Berthel (Germany)¹, Tim Rosmeisl (Germany)¹, Liyuan Guo (Germany)¹, Dennis Walter (Germany)¹, Piash Das (Germany)², Khaleelulla Khan Nazeer (Germany)¹, Tilo Schubert (Germany)¹, Sebastian Höppner (Germany)¹, Christian Mayr (Germany)¹(1. Technische Universität Dresden)





Continued from <b>Tuesday, 25 April</b>		2:15pm	23-2: A 1.8V 16µA 136.5dB DR PPG/NIRS Recording IC using Noise Shaping Triple Slope Light to Digital Converter
3:05pm	21-3: A Memristor-Based Analog Accelerator for Solving Quadratic Programming Problems  »Hsiang-Chun Cheng (United States) ¹, Shiyu Su (Canada)², Mayank Palaria (United States) ¹, Qiaochu Zhang (United States) ¹, Ce Yang (United States) ¹, Sushmit Hossain (United States) ¹, Ryan Bena (United States) ¹, Buyun Chen (United States) ¹, Zerui Liu (United States) ¹, Juzheng Liu (United States) ¹, Rezwan Rasul (United States) ¹, Quan Nguyen (United States) ¹, Wei Wu (United States) ¹, Mike Chen (United States) ¹ (1. University of Southern California, 2. University of Waterloo)	2:40pm	<ul> <li>»Mengyu Li (China)¹, Shuang Song (China)¹, Dehong Wang (China)¹, Feijun Zheng (China)¹, Tian Yang (China)¹, Yalong Wan (China)¹, Kai Huang (China)¹, Zhichao Tan (China)¹, Menglian Zhao (China)¹(1. Zhejiang University)</li> <li>23-3: (Best Student Paper Candidate) A 9V-Tolerant 71.4%-Efficiency Stacked-Switched-Capacitor Stimulation System with Level-Adaptive Switching Control and Rapid Stimulus-Synchronized Charge Balancing</li> </ul>
1:45pm	Session 22: Panel: It's 2023. Where are our self-driving cars?  Salon E  Chaired by: Jerald Yoo (Singapore)	3:05pm	»Minju Park (Korea, Republic of) ¹,Kyeongho Eom (Korea, Republic of) ¹,Han-Sol Lee (Korea, Republic of) ¹,Seung-Beom Ku (Korea, Republic of) ¹,Hyung-Min Lee (Korea, Republic of) ¹(1. Korea University)  23-4: (Best Regular Paper Candidate) A 4 kHz, 25 µg/√Hz, 3-Axis
1:45pm	Emerging Technologies, Systems, and Applications II - Session 23: Advances in Low-power, High-performance Sensor Interfaces Salon F Chaired by: Chul Kim (Korea, Republic of) and Constantine Sideris (United States)		MEMS Accelerometer ASIC Using Beyond-Resonant-Frequency Sensing  »James Lin (United States) ¹, Long Pham (United States) ¹, Ran Tao (United States) ¹, A Gutmann (United States) ¹, Shanglin Guo (United States) ¹, Adam Cywar (United States) ¹, Adam Spirer (United States) ¹, Johan Mansson (United States) ¹, Khiem Nguyen (United States) ¹(1. Analog Devices)
1:45pm	Introduction: Advances in Low-power, High-performance Sensor Interfaces	3:30pm	Break
	» <u>Chul Kim (</u> Korea, Republic of) ¹,Constantine Sideris (United States) ²(1. KAIST, 2. University of Southern California)	3:30pm	Break
		3:30pm	Break
1:50pm	23-1: A CMOS BD-BCI Incorporating Stimulation with Dual-Mode Charge Balancing and Time-Domain Pipelined Recording	3:30pm	Break
	» <u>Haoran Pu</u> (United States) <sup>1</sup> ,Ahmad Reza Danesh (United States) <sup>1</sup> ,Mahyar Safiallah (United States) <sup>1</sup> ,Jeffrey Lim (United States) <sup>1</sup> ,An H. Do (United States) <sup>1</sup> ,Zoran Nenadic (United States) <sup>1</sup> ,Payam Heydari (United States) <sup>1</sup> (1. University of California, Irvine)	3:45pm	Analog Circuits and Techniques III cont'd - Session 19: Timing Circuits Salon A Chaired by: Hiroki Ishikuro (Japan) and Edoardo Bonizzoni (Italy)



Continued	Continued from <b>Tuesday, 25 April</b>		20-5: A 22nm 0.43pJ/SOP Sparsity-Aware In-Memory Neuromorphic Computing System with Hybrid Spiking and Artificial Neural Network and Configurable Topology
3:45pm			<b>.</b>
	19-5: A 100 MHz-Reference, 10.3-to-11.1 GHz Quadrature PLL with 33.7-fsrms Jitter and -83.9 dBc Reference Spur Level using a -130.8 dBc/Hz Phase Noise at 1MHz offset Folded Series-Resonance VCO in 65nm CMOS		» <u>Ying Liu (</u> China)¹,Zhiyuan Chen (China)¹,Zhixuan Wang (China)¹,Wentao Zhao (China)¹,Wei He (China)¹,Jianfen Zhu (China)²,Tianyu Jia (China)¹,Qijun Wang (China)²,Ning Zhang (China)²,Yufei Ma (China)¹,Le Ye (China)¹,Ru Huang (China)¹(1. Peking University, 2. Nano Core Chip Electronic Technology)
	» <u>Shiwei Zhang (</u> China)¹,Wei Deng (China)¹,Haikun Jia (China)¹,Hongzhuo Liu (China)¹,Shiyan Sun (China)¹,Pingda Guan (China)¹,Baoyong Chi (China)¹(1. Tsinghua University)	4:35pm	20-6: A 26.55TOPS/W Explainable AI Processor with Dynamic Workload Allocation and Heat Map Compression/Pruning
4:10pm	19-6: (Best Student Paper Candidate) A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-		» <u>Junsoo Kim (</u> Korea, Republic of) ¹,Geonwoo Ko (Korea, Republic of) ¹,Ji- Hoon Kim (Korea, Republic of) ¹,Changha Lee (Korea, Republic of) ¹, ,Taewoo Kim (Korea, Republic of) ¹,Chan-Hyun Youn (Korea, Republic of) ¹,Joo-Young Kim (Korea, Republic of) ¹(1. KAIST)
	Domain Low-Pass Filter	3:45pm	Session 21: Mixed-Signal Foundational IPs for Emerging Systems
	» <u>Liqun Feng (</u> China)¹,Woogeun Rhee (China)¹,Zhihua Wang (China)¹(1. Tsinghua University)		Salon C Chaired by: Siddharth Joshi (United States) and Jing (Jane) Li (United States)
3:45pm	Digital Circuits, SoCs, and Systems III cont'd -	3:45pm	21-4: (Invited) Cryogenic CMOS: design considerations for future quantum computing systems
	Session 20: Machine Learning Salon B Chaired by: Ningyuan Cao (United States) and Yoonmyung Lee (Korea, Republic of)		»Rajiv Joshi (United States) <sup>1</sup> , Jean-Oliver Plouchart (United States) <sup>2</sup> , <u>Sudipto Chakraborty</u> (United States) <sup>1</sup> , George Zettles (United States) <sup>3</sup> , Scott Willenborg (United States) <sup>2</sup> , Brian Allison (United States) <sup>3</sup> , John
3:45pm	3:45pm  20-4: A 28nm 1.07TFLOPS/mm² Dynamic-Precision Training Processor with Online Dynamic Execution and Multi-Level-Aligned		Timmerwilke (United States) <sup>2</sup> ,Kevin Tien (United States) <sup>2</sup> ,Mark Yeck (United States) <sup>2</sup> ,Dereje Yilma (United States) <sup>3</sup> ,Daniel Friedman (United States) <sup>2</sup> (1. IBM T. J. Watson Research Center, 2. IBM T.J. Watson Research Center, 3. IBM Systems)
	Block-FP Processing	3:45pm	Emerging Technologies, Systems, and Applications II cont'd -
	»Yixiong Yang (China)¹, <u>Ruoyang Liu (</u> China)¹,Chenhan Wei (China)¹ ,Wenxun Wang (China)¹,Wenyu Sun (China)¹,Jinshan Yue (China)²		Session 23: Advances in Low-power, High-performance Sensor Interfaces
	'Huazhong Yang (China) <sup>1</sup> , Yongpan Liu (China) <sup>1</sup> (1. Tsinghua University, 2. Institute of Microelectronics, Chinese Acadamy of Sciences)		Salon F
			Chaired by: Constantine Sideris (United States) and Chul Kim (Korea, Republic of)



Continued from <b>Tuesday, 25 April</b>		Wedr	Wednesday, 26 April	
3:45pm	23-5: (Best Student Paper Candidate) A Monolithic 3D Magnetic Sensor in 65nm CMOS with <10µTrms Noise and 14.8µW Power	8am	Session 24: Keynote Session Salon C	
	» <u>Saransh Sharma (</u> United States) <sup>1</sup> ,Hayward Melton (United States) <sup>1</sup> ,Liliana Edmonds (United States) <sup>2</sup> ,Olivia Addington (United States) <sup>1</sup> ,Mikhail Shapiro (United States) <sup>1</sup> ,Azita Emami (United States) <sup>1</sup> (1. California Institute of Technology, 2. Massachusetts Institute of Technology)	8am	Directions in Deep Learning Hardware  »Billy Dally (United States) ¹(1. Chief Scientist, NVIDIA)	
4:10pm	23-6: A 44V Driver Array for Ultrasonic Haptic Feedback in Display Compatible Thin-Film Low Temperature Poly-Silicon	8:50am	Coffee Break	
	» <u>Jonas Pelgrims</u> (Belgium)¹,Kris Myny (Belgium)²,Wim Dehaene (Belgium)¹(1. MICAS, ESAT, KU Leuven, 2. COSIC diepenbeek, ESAT, KU Leuven)	9am	Session 25: Panel: Improving ASIC Productivity – Is Software-Like Design the Answer? How Architecture and EDA Are Shifting the Focus of Design for Digital ASIC Designers  Salon E	
4:35pm	23-7: A 2.67GΩ 454nVrms 14.9µW Dry-Electrode Enabled ECG-on-Chip with Arrhythmia Detection  »Xinzi Xu (China)¹, Yanxing Suo (China)¹, Peiyi Zhou (China)¹, Xiao Han (China)¹, Qiao Cai (China)¹, Guoxing Wang (China)¹, Yong Lian (China)¹, Yang Zhao (China)¹(1. Shanghai Jiao Tong University)	9am	Chaired by: Yingyan Lin (United States)  Session 26: Forum: Standardizing Chiplet Design Salon B Chaired by: Divya Prasad (United States) and Monodeep Kar (United States)	
5pm	23-8: A Wireless Implantable Opto-Electro Neural Interface ASIC for Simultaneous Neural Recording and Stimulation  »Linran Zhao (United States) ¹,Raymond Stephany (United States) ¹,Yan Gong (United States) ²,Wei Shi (United States) ¹,Wen Li (United States) ²,Yaoyao Jia (United States) ¹(1. University of Texas at Austin, 2. Michigan State University)	9am 9:40am	26-1: SerDes Architectures for Die to Die Interfaces in a Multi-Chip Module  »Amin Shokrollahi (Switzerland)¹(1. Kandou Bus)  26-2: The New Open Chiplet Economy	
4:30pm	IEEE SSCS Young Professionals and Women in Circuits Mentoring Event Riverview -Parking P1 Level	3. <del>-</del> 10diii	»Shahab Ardalan (United States) ¹(1. Luminous Computing)	
5:30pm	CICC Conference Reception Salon D	10:20am	26-3: Emerging Photonic Technologies Enable Scaling the Chiplet Eco-System  »Amr Helmy (Canada)¹(1. University of Toronto)	





Continued from <b>Wednesday, 26 April</b>		10:45am	27-4: (Best Regular Paper Candidate) A 3D-integrated 8λ x 32 Gbps/λ Silicon Photonic Microring-based DWDM Transmitter
9am	Wireline and Optical Communications Circuits and Systems I - Session 27: Advanced Techniques for Wireline Communications Salon C Chaired by: Tzu-Chien Hsueh (United States) and Zhipeng Li (United States)		»Cooper Levy (United States) <sup>1</sup> ,Zhe Xuan (United States) <sup>1</sup> ,Duanni Huang (United States) <sup>1</sup> ,Ranjeet Kumar (United States) <sup>1</sup> ,Jahnavi Sharma (United States) <sup>1</sup> ,Taehwan Kim (United States) <sup>1</sup> ,Chaoxuan Ma (United States) <sup>1</sup> ,Guan-Lin Su (United States) <sup>1</sup> ,Songtao Liu (United States) <sup>1</sup> ,Jinyong Kim (United States) <sup>1</sup> ,Xinru Wu (United States) <sup>1</sup> ,Ganesh Balamurugan (United States) <sup>1</sup> ,Haisheng Rong (United States)
9am	Introduction: Advanced Techniques for Wireline Communications		<sup>1</sup> ,James Jaussi (United States) <sup>1</sup> (1. Intel)
	» <u>Tzu-Chien Hsueh</u> (United States) <sup>1</sup> ,Zhipeng Li (United States) <sup>2</sup> (1. University of California san diego, 2. Marvell)	9am	Wireless Transceivers and RF/mm-Wave Circuits and Systems IV - Session 28: mm-Wave Transceiver and Front-end Building Blocks for Radar and Communication  Salon A
9:05am	27-1: (Invited) Short to Medium-Reach Wireline Transceivers Using Single-Ended Signaling, Clock Forwarding, and Spatial Encoding for		Chaired by: Ritesh Bhat (United States) and Yanjie Wang (China)
	»Scott Huss (United States) ¹, Chris Moscone (United States) ¹, Mark Summers (United States) ¹, James Vandersand (United States) ¹, Kelvin McCollough (United States) ¹, Randall Smith (United States) ¹(1. Cadence Design Systems, Inc)	9am	Introduction: mm-Wave Transceiver and Front-end Building Blocks for Radar and Communication  "Yanjie Wang (China) <sup>1</sup> , Ritesh Bhat (United States) <sup>2</sup> (1. South China University of Technology, 2. Intel)
9:55am	27-2: A 1.6pJ/b 65Gb/s Si-Dielectric-Waveguide based Multi-Mode Multi-Drop sub-THz Interconnect in 65nm CMOS  »Xuan Ding (United States) ¹, Hai Yu (United States) ¹, Sajjad Sabbaghi (United States) ¹, Qun Jane Gu (United States) ¹(1. University of California Davis)	9:05am	28-1: A 52-to-73GHz Tri-Coupled Transformer Based Noise-Self-Canceling and Gm-Boosting LNA with 3.78dB NF and 22.4dB Gain in 40nm CMOS  »Jiacong Ke (China)¹, Guangyin Feng (China)¹, Yanjie Wang (Canada)¹(1. South China University of Technology)
10:20am	27-3: A 0.99µs FFT-Based Fast-Locking, 0.82GHz-to-4.1GHz DPLL-Based Input-Jitter-Filtering Clock Driver with Wide-Range Mode-Switching 8-Shaped LC Oscillator for DRAM Interfaces  "Woosong lung (Korea, Republic of) 1, Hyojun Kim (Korea, Republic of) 1	9:30am	28-2: A 52-67GHz Ultra-Compact Bi-directional Gate-switching Cascode Amplifier with Tri-coil Broadband Matching in 40-nm CMOS
	,Yeonggeun Song (Korea, Republic of) ¹,Kwang-Hoon Lee (Korea, Republic of) ¹,Deog-Kyoon Jeong (Korea, Republic of) ¹(1. Seoul National University)		» <u>Haoyang lia (</u> Ireland)¹,Yanjie Wang (China)²,Anding Zhu (Ireland)¹(1. University College Dublin, 2. South China University of Technology)





Continued from <b>Wednesday, 26 April</b>		9:30am	29-2: A 12b 1GS/s ADC with Lightweight Input Buffer Distortion Background Calibration Achieving >75dB SFDR over PVT
9:55am	28-3: A 38GHz Power-Combined Doherty PA Based on an Extended Rat-Race Coupler Achieving 27.5dBm Saturated Power and 15.0% Efficiency at 6dB Back-Off		» <u>Xianghui Pan (</u> China)¹,Buhui Rui* (China)¹,Yuefeng Cao (China)¹,Yan Zhu (China)¹,Chi-Hang Chan (China)¹,R. P. Martins (China)¹(1. University of Macau)
	»Xiaohan Zhang (United States) <sup>1</sup> ,Sensen Li (United States) <sup>2</sup> ,Taiyun Chi (United States) <sup>1</sup> (1. Rice University, 2. University of Texas at Austin)	9:55am	29-3: A 2GS/s 8.5-Bit Time-Based ADC Using a Segmented Stochastic Flash TDC
10:20am	28-4: An 8-Element 23-40 GHz Continuously Auto Link-Tracking Phased-Array Transceiver with Time Division Modulator Achieving 7µs Tracking Time, 25.3% TX System Efficiency, 800MHz-64QAM Modulation for 5G NR		» <u>Shiyu Su</u> (Canada) <sup>1</sup> ,Qiaochu Zhang (United States) <sup>2</sup> ,Mike Chen (United States) <sup>2</sup> (1. University of Waterloo, 2. University of Southern California)
		10:20am	29-4: A 0.009mm2, 6.5mW, 6.2b-ENOB 2.5GS/s Flash-and-VCO-Based Subranging ADC Using a Resistor-Ladder-Based Residue Shifter
	»Zhixian Deng (China)¹,Bingzheng Yang (China)¹,Wen Chen (China)¹,Jie Zhou (China)¹,Changxuan Han (China)¹,Yifan Li (China)¹,Yiyang Shu (China)¹,Xun Luo (China)¹(1. University of Electronic Science and Technology of China)		» <u>leonghyun Lee</u> (Korea, Republic of) <sup>1</sup> ,Yoonseo Cho (Korea, Republic of) <sup>1</sup> ,Jintae Kim (Korea, Republic of) <sup>2</sup> ,Jaehyouk Choi (Korea, Republic of) <sup>1</sup> (1. Korea Advanced Institute of Science and Technology, 2. Konkuk University)
9am	Data Converters III - Session 29: Gigasample-Rate Data Converters Salon F Chaired by: Martin Kinyua (United States) and Filip Tavernier (Belgium)	1pm	Digital Circuits, SoCs, and Systems IV - Session 30: Hardware Security Salon A Chaired by: Shreyas Sen (United States) and Elkim Roa (United States)
9am	Introduction: Gigasample-Rate Data Converters	1pm	Introduction: Hardware Security
	» <u>Martin Kinyua</u> (United States) <sup>1</sup> ,Filip Tavernier (Belgium) <sup>2</sup> (1. TSMC, 2. Katholieke Universiteit Leuven)		» <u>Shreyas Sen (</u> United States) ¹,Elkim Roa (United States) ²(1. Purdue University, 2. Global Foundries)
9:05am	29-1: A 12-bit 1GS/s Current-Steering DAC with Paired Current Source Switching Background Mismatch Calibration	1:05pm	30-1: Power and EM SCA Resilience in 65nm AES-256 Exploiting Clock-Slew Dependent Variability in CMOS Digital Circuits
	» <u>Chang-Un Park</u> (Korea, Republic of) ¹,Jae-Hyun Chung (Korea, Republic of) ¹,Seung-Tak Ryu (Korea, Republic of) ¹(1. KAIST)		» <u>Archisman Ghosh (</u> United States) ¹,Md. Abdur Rahman (United States) ¹,Debayan Das (United States) ²,Santosh Ghosh (United States) ²,Shreyas Sen (United States) ¹(1. Purdue University, 2. Intel)





Continued from <b>Wednesday, 26 April</b>		1:05pm	33-1: A Self-Bias-flip Piezoelectric Energy Harvester Array without External Energy Reservoirs achieving 488% Improvement with 4-
1:30pm	30-2: A 166F2/bit 0.0136%-Native-BER Physically Unclonable Function Based on Gate-Overhang-Shortened Transistor  »Haibiao Zuo (China)¹, Jiacheng Hao (China)¹, Jianlin Zhong (China)¹, Xiaojin Zhao (China)¹(1. Shenzhen University)		Ratio Switched-PEH DC-DC Converter  »Zhen Li (China)¹, Zhiyuan Chen (China)¹, Man-Kay Law (Macao)², Sijun Du (Netherlands)³, Xu Cheng (China)¹, Xiaoyang Zeng (China)¹, Jun Han (China)¹(1. Fudan University, 2. University of Macau, 3. Delft University of Technology)
1:55pm	30-3: A 100-Bit-Output Modeling Attack-Resistant SPN Strong PUF with Uniform and High-Randomness Response  »Kunyang Liu (Japan)¹, Yichen Tang (Japan)¹, Shufan Xu (Japan)¹, Ruilin Zhang (Japan)¹, Hirofumi Shinohara (Japan)¹(1. Waseda University)	1:30pm	33-2: (Best Student Paper Candidate) SLiMO: A 61.8% Efficiency Single-Link Multiple-Output Isolated DC-DC Converter Using Low-Cost FPC Micro-Transformer with Local Voltage and Global Power Regulation  »lianqiang liang (United States) ¹, Junyao Tang (United States) ¹, Lei Zhao
1pm	Session 31: Panel: Where is the balance between circuit and system- level innovation in our solid-state circuit conference? Salon E Chaired by: Mark Stefan Oude Alink (Netherlands) and Wanghua Wu (United States)	1:55pm	(United States) 1, Chenchang Zhan (China)2, Cheng Huang (United States) 1(1. Iowa State University, 2. Southern University of Science and Technology)  33-3: A 0.24mm2 Bridge-less Hybrid SSHI Interface Circuit for Piezoelectric Energy Harvesting with a Wide Load Range and Up to
1pm	Session 32: Panel: CHIPS Act and Future of Semiconductor Innovation Salon F Chaired by: Tod Dickson (United States)		**Note: The improvement of the i
1pm	Power Management III - Session 33: Energy Harvesting and Wireless/Isolated Power Converters Salon B Chaired by: Cheng Huang (United States) and Hyun-Sik Kim (Korea, Republic of)	2:20pm	33-4: A 13.56MHz Fully Integrated 91.8% Efficiency Single-Stage Dual-Output Regulating Voltage Doubler for Biomedical Wireless Power Transfer  »Tianqi Lu (Netherlands)¹,Zu-yao Chang (Netherlands)¹,Junmin Jiang (China)²,Kofi A. A. Makinwa (Netherlands)¹,Sijun Du (Netherlands)¹(1. Delft University of Technology, 2. Southern University of Science and Technology)
1pm	Introduction: Energy Harvesting and Wireless/Isolated Power Converters  »Hyun-Sik Kim (Korea, Republic of) <sup>1</sup> ,Cheng Huang (United States) <sup>2</sup> (1. KAIST, 2. Iowa State University)	1pm	Data Converters IV - Session 34: SAR-based Gigasample-rate ADCs Salon C Chaired by: Martin Kinyua (United States) and Filip Tavernier (Belgium)





Continued from <b>Wednesday, 26 April</b>				
1pm	Introduction: SAR-based Gigasample-rate ADCs			
	»Martin Kinyua (United States) <sup>1</sup> ,Filip Tavernier (Belgium) <sup>2</sup> (1. TSMC, 2. Katholieke Universiteit Leuven)			
1:05pm	34-1: A 7GHz ERBW 1.1GS/s 6-bit PVT Tolerant Asynchronous CI-SAR with only 8.5fF Input Capacitance			
	»Jongho Kim (Korea, Republic of) ¹,Gyuchan Cho (Korea, Republic of) ¹,Jintae Kim (Korea, Republic of) ¹(1. Konkuk University, Seoul)			
1:30pm	34-2: A 6-Bit 10-GS/s 17.6-mW CMOS ADC with 0.8-V Supply			
	»Matias Jara (United States) <sup>1</sup> ,Behzad Razavi (United States) <sup>1</sup> (1. University of California, Los Angeles)			
1:42pm	34-3: A 12b 1.5GS/s Single-Channel Pipelined SAR ADC with a Pipelined Residue Amplification Stage			
	»Yi Shen (China)¹,Shubin Liu (China)¹,Yue Cao (China)¹,Haolin Han (China)¹,Hongzhi Liang (China)¹, <u>Zhicheng Dong (</u> China)¹,Dengquan Li (China)¹,Ruixue Ding (China)¹,Zhangming Zhu (China)¹(1. Xidian University)			
2:07pm	34-4: A 7.9-ENOB 1.5GS/s Common-Mode and Temperature Insensitive Pipelined-SAR ADC with an On-Chip Temperature-Sensor-Based Stage-Gain Compensation			
	» <u>Hwankyu Song (</u> Korea, Republic of) ¹,Gyuchan Cho (Korea, Republic of) ¹,Jintae Kim (Korea, Republic of) ¹(1. Konkuk University, Seoul)			
3pm	<b>Best Paper Poster Session &amp; Closing and Awards Ceremony</b> <i>Salon C</i>			