April 24-27, 2022 Hybrid Conference Renaissance Newport Beach, CA, USA www.ieee-cicc.org

ie CICC

IEEE Custom Integrated Circuits Conference

General Chair Christophe Antoine, Analog Devices

Conference Chair

Samuel Palermo, Texas A&M University

Technical Program Co-Chairs **Arijit Raychowdhury**, Georgia Institute of Technology **Eric Soenen**, TSMC





Welcome from the CICC Committee

Welcome to the CICC 2022 hybrid conference! On behalf of the Executive Committee and the Technical Program Committee, we are honored and delighted to present the 43rd annual IEEE Custom Integrated Circuits Conference (CICC) – a showcase for Integrated Circuits. The conference will be organized as a hybrid event with live sessions on-site at the Renaissance Newport Beach Hotel in Newport Beach, California, and live streamed to remote attendees. Our conference will be a vibrant forum for sharing state of the art techniques and results, learning from world-renowned experts in custom IC designs and adjacent fields, and networking with old and new colleagues in a virtual format.

CICC 2022 officially starts with 4 Educational Sessions on Sunday April 24th, followed by daily keynote presentations and technical lectures from Monday through Wednesday. Throughout the conference, 17 Technical Sessions, 4 Forum Sessions, and 4 Panel Sessions are strategically placed to highlight the latest trends and challenges. The Outstanding Paper awards and closing ceremony is scheduled at the end of the conference. Registration covers all the events including the Educational Sessions on Sunday. Top-rated papers will be invited to the special issues in the IEEE Journal of Solid-State Circuits and the IEEE Solid State Circuits Letters.

Four Educational Sessions provide background tutorial information on several topics of active research, including "Analog Automation Techniques", "Design of High Power Density Voltage Regulator Circuits & Systems", "System Design with Open Source Tools", and "High Speed Link Design". All presenters are well-known for their contributions in their respective areas.

The Technical Sessions are the backbone of our conference. This year's Technical Sessions will showcase original innovative analog and digital circuit techniques covering a broad spectrum of technical topics, including: Analog Circuits, Data Converters, Design Foundations, Digital Circuits, Emerging Technologies, Power Management, Wireless Circuits, and Wireline Circuits. This year we are proud to offer a strong technical program with 98 lecture presentations, including 23 invited papers.

These Technical Sessions are complemented by Forums and Panels covering various popular areas related to integrated circuits and systems. We are pleased to offer 4 Forum Sessions, including "Next-generation computing", "Power Management for harsh environments", "Smart imaging", and "Integrated circuits for sustainability". In addition, we offer 4 Panel Sessions, including "Opensource Systems, Circuits, and Design: Is it the Future?", "Automatic Circuit Generation and Al-Driven Design: Future of Circuit Design?", "Is photonics going to save wireline?" and "Can quantum computing solve real-world problems?".

Moreover, we will hold exciting social events that include the Welcome Reception on Monday evening, SSCS Young Professionals and Women in Circuits Mentoring Event on Tuesday afternoon followed by the Conference Reception. The conference will close strong on Wednesday with the Best Paper Poster Session, and the Closing Ceremony where this year's outstanding paper winners will be announced.

Finally, the CICC Chairs and executive committee would like to extend their sincere thanks to the authors and the technical program committee members for their hard work in writing and reviewing the papers and oral presentations. Your hard work is greatly appreciated and is essential to the success of CICC 2022. Please kindly join us at the hybrid conference this year!

Arijit Raychowdhury Technical Program Committee Chair 2022 IEEE Custom Integrated Circuits Conference



Visit our website at www.ieee-cicc.org

IEEE CICC is sponsored by:



The Institute of Electrical and Electronic Engineers



The IEEE Solid-State Circuits Society



Christophe Antoine General Chair



Samuel Palermo Conference Chair



Arijit
Raychowdhury
Technical Program



Eric Soenen Technical Program Co-Chair

2022 IEEE Custom Integrated Circuits Conference (CICC) Committees

Steering Committee

General Chair

Christophe Antoine, Analog Devices

Conference Chair

Sam Palermo, Texas A&M University

Technical Program Chair

Arijit Raychowdhury, Georgia Tech

Technical Program Vice-Chair

Eric Soenen, TSMC

Solid State Circuits Society Representative

Hua Wang, Georgia Institute of Technology

Treasurer

Fa Foster Dai, Auburn University

Past Chairman and Strategic Development

Chair

Alessandro Piovaccari, Silicon Laboratories

Organizing Committees

Best Paper and Awards

Mark Oude Alink, *University of Twente* Zhipeng Li, *AMD* Amr Fahmin, *Broadcom*

Educational Sessions

Gregory Chen, *Intel Corporation*Jacques "Chris" Rudell, *University of Washington*

Forums

Jerald Yoo, *National University of Singapore* Armin Tajalli, *University of Utah*

Mentorship and Social Events

Jane Gu, *University of California, Davis* Vanessa Chen, *Carnegie Mellon University*

Outreach

Ulkuhan Guler, *Worcester Polytechnic Institute* Elkin Roa, *Universidad de Santander*

Panel Sessions

Farhana Sheikh, *Intel Corporation*Antonio Liscidini, *University of Toronto*

Special Sessions

Woogeun Rhee, *Tsinghua*Jerald Yoo, *National University of Singapore*

Sponsorship

Carlos Tokunaga, *Intel Corporation* John Pigott, *NXP Semiconductors*

Virtual Platform

Hanh-Phuc Le, *University of California San Diego* Shreyas Sen, *Purdue University*

Technical Program Committees

Analog Circuits and Techniques

Chair:

Mark Oude Alink, University of Twente

Co-Chair:

Antonio Liscidini, University of Toronto

Committee Members:

Elnaz Ansari, Facebook

Edoardo Bonizzoni, University of Pavia

Tolga Dinc, Texas Instruments

Yongping Fan, Intel

Ping-Hsuan Hsieh, National Tsing Hua University

Hiroki Ishikuro, Keio University

Bongjin Kim, University of California, Santa Barbara

Shaolan Li, Georgia Tech

Haiyang "Henry" Zhu, Analog Devices

Data Converters

Chair:

Nan Sun, Tsinghua University

Co-Chair:

Seung-Tak Ryu, KAIST

Committee Members:

Vanessa Chen, Carnegie Mellon University

Chia-Hung Chen, National Chiao Tung University

Delong Cui, Broadcom

Gil Engel, Analog Devices

Lukas Kull, Cisco Systems

Qiang Li, University of Electronic Science and Technology of China

Filip Tavernier, Katholieke Universiteit Leuven

Baradwaj Vigraham, Maxlinear

Digital Circuits, SoCs, and Systems

Chair:

Shreyas Sen, Purdue University

Co-Chair:

Gregory Chen, Intel Corporation

Committee Members:

Saad Bin Nasir, Qualcomm

Jie Gu, Northwestern University

Win-San (Vince)Khwa, TSMC

Yoonmyung Lee, Sungkyunkwan University

Divya Prasad, Arm

Elkim Roa, *Universidad de Santander*

Visvesh Sathe, University of Washington

Carlos Tokunaga, Intel Corporation

Zhengya Zhang, University of Michigan

Emerging Technologies, Systems, and Applications

Chair:

Kaushik Sengupta, Princeton University

Co-Chair:

Drew Hall, University of California San Diego

Committee Members:

SungWon Chung, Neuralink

Ulkuhan Guler, Worcester Polytechnic Institute

Yaoyao Jia, North Carolina State University

Chul Kim, KAIST

Shih-Chii Liu, ETH

Kiichi Nitsu, Nagoya University

Jong Seok Park, Intel

Mahsa Shoaran, Cornell University

Jerald Yoo, National University of Singapore

Foundation of System Design

Chair:

Charles Augustine, Intel Circuit Research Lab

Co-Chair:

Jaydeep P Kulkarni, The University of Texas at Austin

Committee Members:

Luca Daniel, MIT

Xinfei Guo, Shanghai Jiao Tong University

Mitsuhiko Igarashi, Renesas Electronics Corporation

Siddharth Joshi, University of Notre Dame

Shinya Kajiyama, Hitachi

Jing (Jane) Li, University of Pennsylvania

Farhana Sheikh, Intel Corporation

Xuan (Silvia) Zhang, Washington University in St. Louis

Power Management

Chair:

Patrick Mercier, University of California San Diego

Co-Chair:

Yan Lu, University of Macau

Committee Members:

Saurav Bandyopadhyay, Texas Instruments

Dina El-Damak, University of Science and Technology at Zewail City

Rinkle Jain, Intel

Hyun-Sik Kim, KAIST

Hanh-Phuc Le, University of California San Diego

Hans Meyvaert, SoliDC

John Pigott, NXP Semiconductors

Jason Stauth, Dartmouth College

Xin Zhang, IBM

Wireless Transceivers and RF/mm-Wave Circuits and Systems

Chair:

Debopriyo Chowdhury, Broadcom

Co-Chair:

Steven Bowers, University of Virginia

Committee Members:

Hamidreza Agahsi, University of California Irvine

Aritra Banerjee, IMEC

Sudipto Chakraborty, IBM

Amr Fahim, Broadcom

Jane Gu, University of California, Davis

Jacques "Chris" Rudell, University of Washington

Swaminathan Sankaran, Texas Instruments

Julian Tham, Infineon Technologies

Yahya Tousi, University of Minnesota

Yanjie Wang, South China University of Technology

Wanghua Wu, Samsung

Wireline and Optical Communications Circuits and Systems

Chair:

Mayank Raj, Xilinx

Co-Chair:

Mozhgan Mansuri, Intel

Committee Members:

Tejasvi Anand, Oregon State University

Xi Chen, Nvidia

Tod Dickson, IBM T.J. Watson

Xiang Gao, Zhejiang University

Tzu-Chien Hsueh, University of California, San Diego

Shenggao (Victor) Li, TSMC

Zhipeng Li, AMD

Armin Tajalli, University of Utah

Zhichao Zhang, Intel



2022 Program-at-a-Glance Conference will take place in Pacific Daylight Time (PDT) (UTC-7)

Sunday, April 24, 2022 *All Sunday sessions are included with conference registration*				
Bay Laurel North	Bay Laurel Central	Bay Laurel South	Citrus Ballroom	
9:00 am-4:45 pm Educational Session 1: Analog Automation Techniques	9:00 am-4:45 pm Educational Session 2: Design of High Power Density Voltage Regulator Circuits & Systems	9:00 am-4:45 pm Educational Session 3: System Design with Open Source Tools	9:00 am-4:45 pm Educational Session 4: High Speed Link Design	

Monday, April 25, 2022

8:00 am-8:20 am

Welcome and Opening Remarks
Bay Laurel Central & South

8:20 am-9:10 am

Session 1: Keynote Session

Bay Laurel Central & South

Sequoia Ballroom 1&2	Bay Laurel North	Bay Laurel Central & South	Citrus Ballroom	Sequoia Ballroom 3&4
9:30 am-11:30 am Session 2: Forum: Next Generation Computing	9:30 am-11:40 am Session 3: Imaging for Health and Automotive Systems	9:30 am-11:40 am Session 4: Power Management Directions	9:30 am-11:40 am Session 5: mm-Wave Transceivers and Systems	9:30 am-11:00 am Session 6: Panel: Opensource Systems, Circuits, and Design: Is it the Future?
1:00 pm-5:05 pm (2:45 pm-3:00 pm break) Session 7: Computing-in-Memory	1:00 pm-4:15 pm (2:45 pm-3:00 pm break) Session 8: Smart Sensors for the IoT, Wearables, and Implantables	1:00 pm-4:40 pm (2:45 pm-3:00 pm break) Session 9: System Foundations for Intelligent Computing	1:00 pm-4:15 pm (2:45 pm-3:00 pm break) Session 10: Advanced Transmitter & Receiver Circuits	1:00 pm-2:30 pm Session 11: Panel: Automatic Circuit Generation and Al-Driven Design: Future of Circuit Design?

5:30 pm-7:30 pm Welcome Reception Bamboo Garden



2022 Program-at-a-Glance Conference will take place in Pacific Daylight Time (PDT) (UTC-7)

		Tuesday, April 26, 2022		
Sequoia Ballroom 1&2	Bay Laurel North	Bay Laurel Central & South	Citrus Ballroom	Sequoia Ballroom 3&4
8:00 am-10:30 am Session 12: Forum: Power Management for Harsh Environments	8:00 am-12:05 pm (9:45 am -10:00 am break) Session 13: Advanced Technologies & Security	8:00 am-11:40 am (9:45 am -10:00 am break) Session 14: High Speed Circuits and Systems for Electrical and Optical	8:00 am-11:15 am (9:45 am -10:00 am break) Session 15: High-Speed Data Converters	8:00 am-11:40 am (9:45 am -10:00 am break) Session 16: Next-Generation Computing and Neural Interfaces
		12:15 pm-1:45 pm Session 17: Luncheon Keynote Session Citrus Ballroom		
2:00 pm-5:40 pm (3:45 pm-4:00 pm break) Session 18: Analog Techniques	2:00 pm-5:40 pm (3:45 pm-4:00 pm break) Session 19: High Performance Digital	2:00 pm-4:10 pm Session 20: Frequency Generation Techniques	2:00 pm-3:30 pm Session 21: Panel: Is Photonics Going to Save Wireline?	2:00 pm-6:05 pm (3:45 pm-4:00 pm break) Session 22: Power Converters
	SSCS Young F	4:30 pm-6:00 pm Professionals and Women in Circuits Me Citrus Ballroom	entoring Event	I
		6:00 pm-8:00 pm CICC Conference Reception Bamboo Garden		
		Wednesday, April 27 2022		
		8:00 am-8:50 am		

8:00 am-8:50 am
Session 23: Keynote Session
Bay Laurel Central & South

Sequoia Ballroom 1&2	Bay Laurel North	Bay Laurel Central & South	Citrus Ballroom	Sequoia Ballroom 3&4
9:00 am-11:30 am Session 24: Forum: Smart Imaging	9:00 am-11:30 am Session 25: Forum: IC for Sustainability	9:00 am-11:35 am Session 26: Quantum Computing and Energy Efficient Wireless Transceivers	9:00 am-10:30 am Session 27: Panel: Can Quantum Computing Solve Real World Problems?	9:00 am-11:10 am Session 28: High-Resolution and High-Security Data Converters

1:00 pm-2:00 pm

Best Paper Poster Session & Closing/Awards Ceremony

Bay Laurel Central & South





Sund	ay, 24 April
9am	ED1 - Educational Session 1: Analog Automation Techniques Bay Laurel North Chaired by: Sudipto Chakraborty (United States) and Bongjin Kim (United States)
9am	ES1-1: Efficient Simulation of Analog/Mixed-Signal Circuits in SystemVerilog with Auto-Generated Models » Jaeha Kim (Korea, Republic of)¹ (1. Seoul National University)
10:45am	ES1-2: Analog and Mixed-Signal Layout Automation using Digital Place-and-Route Tools » Po-Hsuan Wei (United States) ¹ (1. Nvidia Corporation)
9am	ED2 - Educational Session 2: Design of High Power Density Voltage Regulator Circuits & Systems Bay Laurel Central Chaired by: Hans Meyvaert (Belgium) and Hyun-Sik Kim (Korea, Republic of)
9am	ES2-1: Integrated High-Input Voltage Converters for High-Density, High-Efficiency Power Delivery Solutions » Nachiket Desai (United States)¹ (1. Intel)
10:45am	ES2-2: Pushing the Boundaries of Wide-Bandgap Power Conversion: A Journey Towards Monolithic Integration » <u>lef Thoné</u> (Belgium) ¹ (1. MinDCet NV)
9am	ED3 - Educational Session 3: System Design with Open Source Tools Bay Laurel South Chaired by: Xinfei Guo (China) and Xuan (Silvia) Zhang (United States) and Weidong Cao (United States)

9am	ES3-1: The OpenROAD Project: A Foundation for Research and Education in EDA and IC Design
	» <u>Andrew B. Kahng</u> (United States)¹ (1. University of California San Diego)
10:45am	ES3-2: Why is Google Investing in Fully Open Source IC Design and What is Next?
	» <u>Tim 'mithro' Ansell</u> (United States) ¹ (1. Google)
9am	ED4 -
	Educational Session 4: High Speed Link Design Citrus Ballroom
	Chaired by: Tod Dickson (United States) and Xiang Gao (China)
9am	ES4-1: Architectural Considerations in 100+ Gbps Wireline Transceivers
	» <u>Tony Chan Carusone</u> (Canada)¹ (1. University of Toronto)
10:45am	ES4-2: Clocking for Serial Links Frequency and Jitter Requirements, Phase-Locked Loops, Clock and Data Recovery Saurabh Saxena (India) ¹ (1. IIT Madras)
12:15pm	Break
1:30pm	Educational Session 1: Analog Automation Techniques Bay Laurel North Chaired by: Sudipto Chakraborty (United States) and Bongjin Kim (United States)
1:30pm	ES1-3: Has the Time for Analog Design Automation Finally Come? » David Reed (United States) ¹ , Avina Verma (United States) ¹ (1. Synopsys)





Continued	l from Sunday, 24 April
3:15pm	ES1-4: Improving Analog/Custom Design Productivity with ML » Hongzhou Liu (United States)¹, Chandramouli Kashyap (United States)¹ (1. Cadence Design Systems)
1:30pm	Educational Session 2: Design of High Power Density Voltage Regulator Circuits & Systems Bay Laurel Central Chaired by: Hans Meyvaert (Belgium) and Hyun-Sik Kim (Korea, Republic of)
1:30pm	ES2-3: High Performance Power Electronics for High Performance Computing: Design with Hybrid Switched Capacitor Circuits and Magnetics » Minjie Chen (United States)¹ (1. Princeton University)
3:15pm	ES2-4: Basics of Adaptive & Resilient Circuits & Integration into Future Voltage Regulators » Keith Bowman (United States)¹ (1. Qualcomm)
1:30pm	Educational Session 3: System Design with Open Source Tools Bay Laurel South Chaired by: Xinfei Guo (China) and Xuan (Silvia) Zhang (United States) and Weidong Cao (United States)
1:30pm	ES3-3: Creating a World where a 14-year-old Designs a Chip » Mohamed Kassem (United States) ¹ (1. Efabless Corporation)
3:15pm	ES3-4: Toward Agile, Intelligent and Open-Source Design Automation of Digital, Analog and Mixed-Signal ICs » David Z. Pan (United States) ¹ (1. University of Texas at Austin)
1:30pm	Educational Session 4: High Speed Link Design Citrus Ballroom Chaired by: Xiang Gao (China) and Tod Dickson (United States)

1:30pm ES4-3: Equalization, Architecture, and Circuit Design for High-Speed Serial Link Receiver

» Gain Kim (Korea, Republic of)¹ (1. DGIST)

3:15pm ES4-4: Transmitter Design for High-speed Serial Data Communications

» Jihwan Kim (United States)¹ (1. Intel)

Monday, 25 April

8am	Welcome - Welcome and Opening Remarks Bay Laurel Central & South Chaired by: Christophe Antoine (United Kingdom) and Sam Palermo (United States) and Eric Soenen
8:20am	Keynote Session 1 - Session 1: Keynote Session Bay Laurel Central & South Chaired by: Christophe Antoine (United Kingdom) and Sam Palermo (United States) and Eric Soenen
8:20am	Design and Technology Directions to Enable the Zetta-Scale Computing Era » <u>Dr. Eric Karl</u> (United States)¹ (1., Intel Fellow, Director, Advanced Design, Director, Embedded Memory Technology and Circuits)
9:30am	Forum Session 1 - Session 2: Forum: Next Generation Computing Sequoia Ballroom 1&2 Chaired by: Sudipto Chakraborty (United States) and Shih-Chii Liu (Switzerland)



Continued from Monday, 25 April		10:25am	3-2: (Best Student Paper Candidate) Solid-State dToF LiDAR System Using an Eight-Channel Addressable, 20W/Ch Transmitter, and a
9:30am	2-1: Energy-Efficient Neuromorphic Computing-in-Memory » <u>Gert Cauwenberghs</u> (United States) ¹ (1. University of California San Diego)		128x128 SPAD Receiver with SNR-Based Pixel Binning and Resolution Upscaling » Shenglong Zhuo (China)¹, Lei Zhao (China)¹, Tao Xia (China)¹, Lei Wang (China)², Shi Shi (China)¹, Yifan Wu (China)², Chang Liu (China)¹, Jier Wang (China)¹, Yuwei Wang (China)², Yuan Li (China)¹, Miao Sun (China)³, Jie Li (China)³, Hengwei Yu (China)¹, Jiqing Xu (China)¹, Long Wang
10am	2-2: Phase-change memory-based analog in-memory computing for AI » Irem Boybat (Switzerland)¹ (1. IBM Zurich)		(China) ² , Zhihong Lin (China) ¹ , Yun Chen (China) ¹ , Quan Pan (China) ⁴ , Yajie Qin (China) ³ , Jiawei Xu (China) ³ , Rui Bai (China) ² , Xuefeng Chen (China) ² , Patrick Chiang (China) ¹ (1. Fudan University, Shanghai, 2. PhotonIC Technologies, Shanghai, 3. Fudan University, 4. Southern University of Science and Technology)
10:30am	2-3: Silicon photonic neural networks for computing and Al » Bhavin Shastri (Canada)¹ (1. Queen's University)	10:50am	3-3: A 13.1 mm2 512 x 256 Multimodal CMOS Array for Spatiochemical Imaging of Bacterial Biofilms » Kangping Hu (United States) ¹ , Joseph Incandela (United States) ² ,
11am	2-4: Improvement of Ising machine by non-stoquastic operators and development for quantum simulations » Yuya Seki (Japan)¹ (1. Keio University)	11:15am	Xiaoyu Lian (United States) ¹ , Joseph Larkin (United States) ² , Jacob Rosenstein (United States) ¹ (1. Brown University, 2. Boston University) 3-4: A 36\[40 \] Pixel Wireless Fluorescence Image Sensor for Realtime Microscopy in Cancer Immunotherapy
9:30am	Emerging Technologies, Systems, and Applications 1 - Session 3: Imaging for Health and Automotive Systems Bay Laurel North Chaired by: Jong Seok Park (United States) and Chul Kim (Korea, Republic of)		» Rozhan Rabbani (United States)¹, Hossein Najafiaghdam (United States)¹, Biqi Zhao (United States)¹, Micah Roschelle (United States)¹, Megan Zeng (United States)¹, Vladimir Stojanovic (United States)¹, Rikky Muller (United States)¹, Mekhail Anwar (United States)² (1. University of California, Berkeley, 2. University of California, San Francisco & University of California, Berkeley)
9:30am	Introduction: Imaging for Health and Automotive Systems » <u>Iong Seok Park</u> (United States) ¹ , Chul Kim (Korea, Republic of) ² (1. Intel, 2. KAIST)	9:30am	Power Management 1 - Session 4: Power Management Directions Bay Laurel Central & South Chaired by: John Pigott (United States) and Hans Meyvaert (Belgium)
9:35am	3-1: A Review of Silicon Photonics LiDAR (Invited) » <u>Hossein Hashemi</u> (United States)¹ (1. University of Southern California)	9:30am	Introduction: Power Management Directions » John Pigott (United States)¹, Hans Meyvaert (Belgium)² (1. NXP Semiconductors, 2. SoliDC)



Continued from Monday, 25 April		9:35am	5-1: (Best Student Paper Candidate) A 23-37GHz Autonomous Two- Dimensional MIMO Receiver Array with Rapid Full-FoV Spatial
9:35am	4-1: Piezoelectric-Based Power Conversion: Recent Progress, Opportunities, and Challenges (Invited) » <u>Jessica Boles</u> (United States) ¹ , Joshua Piel (United States) ¹ , Elaine Ng (United States) ¹ , Joseph Bonavia (United States) ¹ , Jeffrey Lang (United States) ¹ , David Perreault (United States) ¹ (1. Massachusetts Institute of Technology)	10am	Filtering for Unknown Interference Suppression » Boce Lin (United States)¹, Tzu-Yuan Huang (United States)¹, Amr Ahmed (United States)¹, Min-Yu Huang (United States)¹, Hua Wang (United States)¹ (1. Georgia Institute of Technology) 5-2: IC and Array Technologies for 100-300GHz Wireless (Invited) » Mark Rodwell (United States)¹, Ali Farid (United States)¹, Ahmed
10:25am	4-2: An 86.7% Efficient Three-Level Boost Converter with Active Voltage Balancing for Thermoelectric Energy Harvesting » Loan Pham-Nguyen (Vietnam)¹, Nam Nguyen-Dac (Vietnam)², Thinh Tran-Dinh (Korea, Republic of)³, Hieu Minh Pham (United States)⁴, Minkyu Je (Korea, Republic of)³, Sang-Gug Lee (Korea, Republic of)³, Hanh-Phuc Le (United States)⁴ (1. Hanoi University of Science and Technology, 2. Ha Noi University of Sience and Technology, 3. KAIST, 4. University of California San Diego)	10:50am	Ahmed (United States)¹, Munkyo Seo (Korea, Republic of)², Utku Soylu (United States)¹, Amidreza Alizadeh (United States)¹, Navid Hosseinzadeh (United States)¹ (1. University of California, Santa Barbara, 2. Sungkyunkwan University) 5-3: A 220 GHz Sliding-IF Quadrature Transmitter With 38-dB Conversion Gain and 8-dBm Psat in 0.13-µm SiGe BiCMOS » Zekun Li (China)¹, Jixin Chen (China)², Jiayang Yu (China)¹, Huanbo Li
10:50am	4-3: (Best Student Paper Candidate) A 93.7%-Efficiency 5-Ratio Switched-Photovoltaic DC-DC Converter » Sandeep Reddy Kukunuru (United States)¹, Yashar Naeimi (United States)¹, Loai Salem (United States)¹ (1. University of California, Santa Barbara)		(China) ¹ , Zichun Zheng (China) ¹ , Rui Zhou (China) ¹ , Peigen Zhou (China) ¹ , Zhe Chen (China) ¹ , Wei Hong (China) ² (1. State Key Laboratory of Millimeter Waves, Southeast University. Nanjing, China, 2. 1.State Key Laboratory of Millimeter Waves, Southeast University. Nanjing, China; 2.Purple Mountain Laboratory, Nanjing, China)
11:15am	4-4: A 400 V-to-12 V Fully Integrated Switched-Capacitor DC-DC Converter Achieving 119 mW/mm² at 63.6 % Efficiency » Tuur Van Daele (Belgium)¹, Filip TAVERNIER (Belgium)¹ (1. Katholieke Universiteit Leuven)	11:15am	5-4: (Best Student Paper Candidate) A 3.8-dB NF, 23-40GHz Phased-Array Receiver with 14-Bit Phase & Gain Manager and Calibration-Free Dual-Mode 28-52dB Image Rejection Ratio for 5G NR » Zhixian Deng (China)¹, Huizhen Qian (China)¹, Changxuan Han (China)¹, Yifan Li (China)¹, Xun Luo (China)¹ (1. University of Electronic Science and Technology of China)
9:30am	Wireless Transceivers and RF/mm-Wave Circuits and Systems 1 - Session 5: mm-Wave Transceivers and Systems Citrus Ballroom Chaired by: Aritra Banerjee (United States) and Jane Gu (United States)	9:30am	Panel Session 1 - Session 6: Panel: Opensource Systems, Circuits, and Design: Is it the Future? Seguoia Ballroom 3&4
9:30am	Introduction: mm-Wave Transceivers and Systems » <u>Aritra Banerjee</u> (United States) ¹ , Jane Gu (United States) ² (1. IMEC, 2. University of California, Davis)		Chaired by: Mondira Pant (United States) and Jing Li (United States)



Continue	ed from Monday, 25 April	1pm	Introduction: Smart Sensors for the IoT, Wearables, and Implantables
1pm	Digital Circuits, SoCs, and Systems 1 - Session 7: Computing-in-Memory Sequoia Ballroom 1&2		» <u>Drew Hall</u> (United States)¹, Sungwon Chung (United States) University of California San Diego, 2. Neuralink)
	Chaired by: Jie Gu (United States) and Ekin Sumbul (United States)	1:05pm	8-1: Smart Threads for Tissue-Embedded Bioelectronics (» Sameer Sonkusale (United States)¹ (1. Tufts University)
1pm	Introduction: Computing-in-Memory » <u>lie Gu</u> (United States) ¹ , Ekin Sumbul (United States) ² (1. Northwestern University, 2. Meta)	1:55pm	8-2: Wireless Frequency-Division Multiplexed 3D Magneti Localization for Low Power Sub-mm Precision Capsule En
1:05pm	7-1: Comprehending In-memory Computing Trends via Proper Benchmarking (Invited)		» <u>Michella Rustom</u> (United States)¹, Constantine Sideris (Unite (1. University of Southern California)
	» <u>Naresh Shanbhag</u> (United States)¹, Saion Roy (United States)¹ (1. University of Illinois at Urbana-Champaign)	2:20pm	8-3: A Battery-Less Crystal-Less 49.8µW Neural-Recording Featuring Two-Tone RF Power Harvesting
1:55pm	7-2: (Best Regular Paper Candidate) 5GHz SRAM for High-Performance Compute Platform in 5nm CMOS » Rahul Mathur (United States)¹, Munish Kumar (India)², Vivek Asthana (India)², Shruti Aggarwal (United States)¹, Siddharth Gupta (India)², Dattatray Wanjul (India)², Abhishek Baradia (United States)¹, Srikanth Thota (United States)¹, Piyush Jain (India)², Bo Zheng (United States)¹,		» <u>Ziyi Chang</u> (China) ¹ , Changgui Yang (China) ¹ , Yunshan Zhang Zhuhao Li (China) ¹ , Tianyu Zheng (China) ¹ , Yuxuan Luo (China) Shaomin Zhang (China) ¹ , Kedi Xu (China) ¹ , Yong Chen (China) ² , Pan (China) ¹ , Bo Zhao (China) ¹ (1. Zhejiang University, 2. University)
2:20pm	Antonio Cubeta (France) ² , Sriram Thyagarajan (United States) ¹ , Andy Chen (United States) ¹ , Yew Chong (United States) ¹ (1. ARM Inc, 2. Arm) 7-3: (Best Regular Paper Candidate) An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML	1pm	Foundation of System Design 1 - Session 9: System Foundations for Intelligent Computing Bay Laurel Central & South Chaired by: Siddharth Joshi (United States) and Jing Li (United
	applications » Avishek Biswas (United States)¹, <u>HETUL SANGHVI</u> (United States)¹, Mahesh Mehendale (United States)¹, Preet Garcha (United States)¹ (1. Texas Instruments Inc)	1pm	Introduction: System Foundations for Intelligent Computions Siddharth Joshi (United States) ¹ , Jing Li (United States) ² (1. United Notre Dame, 2. University of Pennsylvania)
1pm	Emerging Technologies, Systems, and Applications 2 - Session 8: Smart Sensors for the IoT, Wearables, and Implantables Bay Laurel North Chaired by: Drew Hall (United States) and SungWon Chung (United States)	1:05pm	9-1: StreamGCN: Accelerating Graph Convolutional Netwo Streaming Processing (Invited) » Atefeh Sohrabizadeh (United States) ¹ , Yuze Chi (United States Cong (United States) ¹ (1. UCLA)



Continued from Monday, 25 April		1:55pm	10-3: Watt-Level Triple-Mode Quadrature SFCPA with 56 Peaks for
1:55pm	9-2: An Energy-Efficient and Runtime-Reconfigurable FPGA-Based Accelerator for Robotic Localization Systems » Qiang Liu* (China)¹, Zishen Wan (United States)², Bo Yu* (United States)³, Weizhuang Liu (China)¹, Shaoshan Liu (United States)³, Arijit Raychowdhury (United States)² (1. Tianjin University, 2. Georgia Institute of Technology, 3. PerceptIn)		Ultra-Deep PBO Efficiency Enhancement Using IQ Intrinsic Interaction and Adaptive Phase Compensation » Bingzheng Yang (China)¹, Huizhen Qian (China)¹, Yiyang Shu (China)¹, Jie Zhou (China)¹, Xun Luo (China)¹ (1. University of Electronic Science and Technology of China)
2:20pm	9-3: A 39pJ/label 1920x1080 165.7 FPS Block PatchMatch Based Stereo Matching Processor on FPGA » Hongyu Wang (China)¹, Wei Zhou (China)¹, Xiangyu Zhang (China)¹, Xin Lou (China)¹ (1. ShanghaiTech University)	2:20pm	10-4: 22-30GHz Quadrature Hybrid SCPA with LO Leakage Self-Suppression and Distributed Parasitic-Cancelling Sub-PA Array for Linearity and Efficiency Enhancement » Bingzheng Yang (China)¹, Huizhen Qian (China)¹, Yiyang Shu (China)¹, Jie Zhou (China)¹, Xun Luo (China)¹ (1. University of Electronic Science and Technology of China)
1pm	Wireless Transceivers and RF/mm-Wave Circuits and Systems 2 - Session 10: Advanced Transmitter & Receiver Circuits		and reciniology of China)
	Citrus Ballroom Chaired by: Debopriyo Chowdhury (United States) and Amr Fahim (United States)	1pm	Panel Session 2 - Session 11: Panel: Automatic Circuit Generation and Al-Driven Design: Future of Circuit Design? Sequoia Ballroom 3&4
1pm	,		Chaired by: Xin Zhang (United States) and Jong Seok Park (United States)
	» <u>Debopriyo Chowdhury</u> (United States)¹, Amr Fahim (United States)¹ (1. Broadcom)		
1:05pm	10-1: A Phase-Modulation Phase-Shifting Phased-Array	2:45pm	Break
	Transmitter with 10-Bit Fast-Locking Phase Self-Calibration and 0/2.5/6/12dB Power Back-Offs Efficiency Enhancement » Jie Zhou (China)¹, Huizhen Qian (China)¹, Bingzheng Yang (China)¹,	2:45pm	Break
	Yiyang Shu (China) ¹ , Xun Luo (China) ¹ (1. University of Electronic Science and Technology of China)	2:45pm	Break
1:30pm	10-2: A 1-to-4GHz Multi-Mode Digital Transmitter in 40nm CMOS	2:45pm	Break
	Supporting 200MHz 1024-QAM OFDM signals with more than 23dBm/66% Peak Power/Drain Efficiency » Mohammadreza Beikmirza (Netherlands)¹, Yiyu Shen (Netherlands)¹, Leo de Vreede (Netherlands)¹, Morteza Alavi (Netherlands)¹ (1. Delft University of Technology, Delft, The Netherlands)	3pm	Digital Circuits, SoCs, and Systems 1 (cont.) - Session 7: Computing-in-Memory Sequoia Ballroom 1&2 Chaired by: Jie Gu (United States) and Ekin Sumbul (United States)





Continued from Monday, 25 April		3pm	Emerging Technologies, Systems, and Applications 2 (cont.) - Session 8: Smart Sensors for the IoT, Wearables, and Implantables	
3pm	7-4: A 915-1220 TOPS/W Hybrid In-Memory Computing based Image Restoration and Region Proposal Integrated Circuit for Neuromorphic Vision Sensors in 65nm CMOS		Bay Laurel North Chaired by: Drew Hall (United States) and SungWon Chung (United States)	
	» Xueyong Zhang (Singapore) ¹ , <u>Arindam Basu</u> (Hong Kong) ² (1. Nanyang Technological University, 2. City Univ)	3pm	8-4: Wireless, Batteryless, and Secure Implantable System-on-a- Chip for 1.37mmHg Strain Sensing with Bandwidth	
3:25pm	7-5: A 177 TOPS/W, Capacitor-based In-Memory Computing SRAM Macro with Stepwise-Charging/Discharging DACs and Sparsity-Optimized Bitcells for 4-Bit Deep Convolutional Neural Networks		Reconfigurability for Cross-Tissue Adaptation » Mohamed Abdelhamid (United States)¹, Unsoo Ha (United States)¹, Utsav Banerjee (India)², Fadel Adib (United States)¹, Anantha	
	» <u>Bo Zhang</u> (United States) ¹ , Jyotishman Saikia (United States) ² , Jian Meng (United States) ² , Dewei Wang (United States) ¹ , Soonwan Kwon (Korea, Republic of) ³ , Sungmeen Myung (Korea, Republic of) ³ , Hyunsoo		Chandrakasan (United States) ¹ (1. Massachusetts Institute of Technology, 2. Indian Institute of Science)	
	Kim (Korea, Republic of) ³ , Sang Joon Kim (Korea, Republic of) ³ , Jae-sun Seo (United States) ² , Mingoo Seok (United States) ¹ (1. Columbia University, 2. Arizona State University, 3. Samsung Advanced Institute of Technology)	3:25pm	8-5: A 0.8V/0.6V 2.2μW Time-Domain Analog Front-End with 540mVpp Input Range, 81.6dB SNDR and 80MΩ Input Impedance » Liheng Liu (China)¹, Tianxiang Qu (China)¹, Pengjie Wang (China)¹, Yao	
3:50pm	7-6: DCT-RAM: A Driver-Free Processing-In-Memory 8T SRAM Macro with Multi-Bit Charge-Domain Computation and Time-Domain		Zhang (China) ¹ , Zhiliang Hong (China) ¹ , Jiawei Xu (China) ¹ (1. Fudan University, Shanghai, China)	
	Quantization » <u>Zhiyu Chen</u> (United States) ¹ , Qing Jin (United States) ² , Zhanghao Yu (United States) ¹ , Yanzhi Wang (United States) ² , Kaiyuan Yang (United	3:50pm	8-6: An Energy-Harvesting Stamp-Sized Reader for Distance- Immune Interrogation of Passive Wireless Sensors	
	States) ¹ (1. Rice University, 2. Northeastern University)		» <u>Siavash Kananian</u> (United States)¹, Cheng Chen (United States)¹, Ada S. Y. Poon (United States)¹ (1. Stanford University)	
4:15pm	7-7: A 133.6TOPS/W Compute-In-Memory SRAM Macro with Fully Parallel One-Step Multi-Bit Computation	3pm	Foundation of System Design 1 (cont.) -	
	» Edward Choi (Korea, Republic of)¹, Injun Choi (Korea, Republic of)¹, Chanhee Jeon (Korea, Republic of)¹, Gichan Yun (Korea, Republic of)¹, Donghyeon Yi (Korea, Republic of)¹, Sohmyung Ha (United Arab		Session 9: System Foundations for Intelligent Computing Bay Laurel Central & South	
	Emirates) ² , Ik Joon Chang (Korea, Republic of) ³ , Minkyu Je (Korea, Republic of) ¹ (1. KAIST, 2. New York University Abu Dhabi, 3. Kyunghee		Chaired by: Siddharth Joshi (United States) and Jing Li (United States)	
	University)	3pm	9-4: Hardware/Software Co-design for Neuromorphic Systems (Invited)	
4:40pm	7-8: (Best Student Paper Candidate) T-PIM: A 2.21-to-161.08TOPS/W Processing-In-Memory Accelerator for End-to-End On-Device Training		» <u>Rajit Manohar</u> (United States)¹ (1. Yale University)	
	» <u>Jaehoon Heo</u> (Korea, Republic of)¹, Junsoo Kim (Korea, Republic of)¹, Wontak Han (Korea, Republic of)¹, Sukbin Lim (Korea, Republic of)¹, Joo- Young Kim (Korea, Republic of)¹ (1. KAIST)	3:50pm	9-5: The Rise of SoC FPAA Devices (Invited) » Jennifer Hasler (United States)¹ (1. Georgia Institute of Technology)	
	Touris Mill (Morea, Nepublic Of) (1. IVIST)			



Continued	from Monday, 25 April
3pm	Wireless Transceivers and RF/mm-Wave Circuits and Systems 2 (cont.) - Session 10: Advanced Transmitter & Receiver Circuits Citrus Ballroom Chaired by: Debopriyo Chowdhury (United States) and Amr Fahim (United States)
3pm	10-5: A Compact Wideband Joint Bidirectional Class-G Digital Doherty Switched-Capacitor Transmitter and N-Path Quadrature Receiver through Capacitor Bank Sharing » Jeongseok Lee (United States)¹, Doohwan Jung (United States)¹, David Munzer (United States)¹, Hua Wang (Switzerland)² (1. Georgia Institute of Technology, 2. ETH Zurich)
3:25pm	10-6: A 0.5-3GHz Receiver with a Parallel Preselect Filter Achieving 120dB/dec Channel Selectivity and +28dBm Out-of-Band IIP3 » Mohammad Ali Montazerolghaem (Netherlands)¹, Leo de Vreede (Netherlands)¹, Masoud Babaie (Netherlands)¹ (1. Delft University of Technology)
3:50pm	10-7: A 2GHz voltage mode power scalable RF-Front-End with 2.5dB-NF and 0.5dBm-1dBCP » <u>Justin Yonghui Kim</u> (Canada) ¹ , Antonio Liscidini (Canada) ¹ (1. University of Toronto)
5:30pm	Welcome Reception Bamboo Garden

Tues	sday, 26 April
3am	Forum Session 2 -
	Session 12: Forum: Power Management for Harsh Environments
	Sequoia Ballroom 1&2
	Chaired by: Hanh-Phuc Le (United States) and Dina El-Damak (Egypt)

8am	12-1: Smart Power ICs for Harsh Automotive environment » <u>Sri Navaneeth Easwaran</u> (United States)¹ (1. Texas Instruments)
8:30am	12-2: Integrated Circuit Reliability in Radiation Environments » Robert Baumann (United States)¹ (1. Radiosity Solutions LLC)
9am	12-3: Power converter design in hostile environments - flying, shaking, freezing, and radiated » Robert Pilawa (United States)¹, Samantha Coday (United States)¹ (1. University of California, Berkeley)
9:30am	12-4: "Are We Alone? NASA Technologies to Find Life Beyond Earth and Answers to Other Science Questions" » Goutam Chattopadhyay (United States)¹ (1. NASA Jet Propulsion Laboratory (JPL))
8am	Digital Circuits, SoCs, and Systems 2 - Session 13: Advanced Technologies & Security Bay Laurel North Chaired by: Visvesh Sathe (United States) and Yoonmyung Lee (Korea, Republic of)
8am	Introduction: Advanced Technologies & Security » <u>Visvesh Sathe</u> (United States) ¹ , Yoonmyung Lee (Korea, Republic of) ² (1. University of Washington, 2. Sungkyunkwan University)
8:05am	12.1: System technology so entimization and design shallonges

13-1: System technology co-optimization and design challenges for 3D IC (Invited)

» <u>Supreet Jeloka</u> (United States)¹, Brian Cline (United States)¹, Shidhartha Das (United Kingdom)², Benoit Labbe (United Kingdom)², Alejandro Rico (United States)¹, Rainer Herberholz (United Kingdom)², Javier DeLaCruz (United States)¹, Rahul Mathur (United States)¹, Shawn Hung (United States)¹ (1. ARM Inc, 2. Arm Ltd)



Continued from Tuesday, 26 April		8:55am	14-2: (Best Student Paper Candidate) A 112 Gb/s -8.2 dBm Sensitivity 4-PAM Linear TIA in 16nm CMOS with Co-Packaged
8:55am	13-2: TICA: A 0.3V, Variation-Resilient 64-Stage Deeply-Pipelined Bitcoin Mining Core with Timing Slack Inference and Clock Frequency Adaption		Photodiodes » <u>Dhruv Patel</u> (Canada)¹, Alireza Sharif-Bakhtiar (Canada)², Tony Chan Carusone (Canada)¹ (1. University of Toronto, 2. Huawei Technologies)
	» <u>Jieyu Li</u> (China)¹, Weifeng He (China)¹, Bo Zhang (United States)², Guanghui He (China)¹, Jun Yang (China)³, Mingoo Seok (United States)² (1. Shanghai Jiao Tong University, 2. Columbia University, 3. Southeast University)	9:20am	14-3: A 10/2.5-Gb/s Hyper-Supplied CMOS Low-Noise Burst-Mode TIA with Loud Burst Protection and Gearbox Automatic Offset Cancellation for XGS-PON
9:20am	13-3: A 334uW 0.158mm2 Saber Learning with Rounding based Post-Quantum Crypto Accelerator » Archisman Ghosh (United States) ¹ , Jose Maria Bermudo Mera (Belgium) ² , Angshuman Karmakar (Belgium) ² , Debayan Das (United States) ¹ , Santosh Ghosh (United States) ³ , Ingrid Verbauwhede (Belgium) ² , Shreyas Sen (United States) ¹ (1. Purdue University, 2. KU		» Chen Tan (China)¹, Wei Huang (China)¹, Yonghui Fan (China)¹, Jing Li (China)¹, Chuanhao Yu (China)¹, Wenbo Shi (China)¹, Shiti Huang (China)¹, Zhenyu Yin (China)¹, Chenfan Cao (China)¹, Lei Jing (China)², Zhixiong Ren (China)², Xiaoyan Gui (China)¹, Bing Zhang (China)¹, Li Geng (China)¹, Dan Li (China)¹ (1. Xi'an Jiaotong University, 2. Huawei Technologies)
	Leuven, 3. Intel Corporation)	8am	Data Converters 1 -
8am	Wireline and Optical Communications Circuits and Systems 1 - Session 14: High Speed Circuits and Systems for Electrical and Optical		Session 15: High-Speed Data Converters Citrus Ballroom Chaired by: Vanessa Chen (United States) and Filip TAVERNIER (Belgium)
	Bay Laurel Central & South Chaired by: Mayank Raj (United States) and Xi Chen (United States)	8am	Introduction: High-Speed Data Converters » Vanessa Chen (United States) ¹ , Filip Tavernier (Belgium) ² (1. Carnegie
8am	Introduction: High Speed Circuits and Systems for Electrical and Optical		Mellon University, 2. Katholieke Universiteit Leuven)
	» <u>Mayank Raj</u> (United States)¹, Xi Chen (United States)² (1. Xilinx, 2. Nvidia)	8:05am	15-1: A 48dB-SFDR, 43dB-SNDR, 50GS/s 9-bit 2x-interleaved Nyquist DAC in Intel 16
8:05am	14-1: (Best Invited Paper Candidate)110-GHz-Bandwidth InP-HBT AMUX/ADEMUX Circuits for Beyond-1-Tb/s/ch Digital Coherent Optical Transceivers		» <u>Hariprasad Chandrakumar</u> (United States) ¹ , Thomas Brown (United States) ¹ , Dimitri Frolov (United States) ¹ , Zinia Tuli (United States) ¹ , Iwen Huang (United States) ¹ , Said Rami (United States) ¹ (1. Intel Corp)
	» Munehiko Nagatani (Japan)¹, Hitoshi Wakita (Japan)¹, Teruo Jyo (Japan)¹, Tsutomu Takeya (Japan)¹, Hiroshi Yamazaki (Japan)¹, Yoshihiro Ogiso (Japan)², Miwa Mutoh (Japan)¹, Yuta Shiratori (Japan)¹, Minoru Ida (Japan)¹, Fukutaro Hamaoka (Japan)³, Masanori Nakamura (Japan)³, Takayuki Kobayashi (Japan)³, Hiroyuki Takahashi (Japan)¹, Yutaka Miyamoto (Japan)³ (1. NTT Device Technology Labs., NTT Corporation, 2. NTT Device Innovation Center, NTT Corporation, 3. NTT Network Innovation Labs., NTT Corporation)	8:30am	15-2: A 10b 700MS/s single-channel 1b/cycle SAR ADC using a monotonic-specific feedback SAR logic with power-delay-optimized unbalanced N/P-MOS sizing » Mingqiang Guo (China)¹, Sai-Weng Sin (Macao)¹, Liang Qi (China)², Gangjun Xiao (China)³, Rui Paulo Martins (China)¹ (1. University of Macau, 2. Shanghai Jiao Tong University, 3. Amicro Semiconductor Co., Ltd)



Continued from Tuesday, 26 April		9:20am	16-3: A 16-Channel 60μW Neural Synchrony Processor for Multi-	
8:55am	8:55am 15-3: A 38GS/s 7b Time-Interleaved Pipelined-SAR ADC with Speed-Enhanced Bootstrapped Switch in 22nm FinFET » Yuanming Zhu (United States)¹, Tong Liu (United States)¹, Srujan Kumar Kaile (United States)¹, Julian Camilo Gomez Diaz (United States)¹, Shiva Kiran FNU (United States)¹, Il-Min Yi (United States)¹, Ruida Liu (United States)¹, Sebastian Hoyos (United States)¹, Samuel Palermo		Mode Phase-Locked Neurostimulation » <u>Uisub Shin</u> (Switzerland)¹, Cong Ding (Switzerland)¹, Laxmeesha Somappa (Switzerland)¹, Virginia Woods (United States)², Alik S. Widge (United States)², Mahsa Shoaran (Switzerland)¹ (1. EPFL, 2. University of Minnesota)	
	(United States) (1. Texas A and M University)	9:45am	Break	
9:20am	15-4: (Best Regular Paper Candidate) A Calibration-Free 13b 625MS/s Tri-State Pipelined-SAR ADC with PVT-Insensitive Inverter-Based Residue Amplifier	9:45am	Break	
	» <u>Xiaofeng GUO</u> (China) ¹ , Run CHEN (China) ² , Rongfeng XU (China) ¹ , Bin Li (China) ¹ , ZhenQi Chen (China) ² (1. South China University of	9:45am	Break	
	Technology, Guangzhou, 2. Newradio Technology Co., Ltd., Shenzhen)	9:45am	Break	
8am	Emerging Technologies, Systems, and Applications 3 - Session 16: Next-Generation Computing and Neural Interfaces Sequoia Ballroom 3&4 Chaired by: Ulkuhan GULER (United States) and Yaoyao Jia (United States)	10am	Digital Circuits, SoCs, and Systems 2 (cont.) - Session 13: Advanced Technologies & Security Bay Laurel North Chaired by: Visvesh Sathe (United States) and Yoonmyung Lee (Korea, Republic of)	
8am	Introduction: Next-Generation Computing and Neural Interfaces » <u>Ulkuhan Guler</u> (United States) ¹ , Yaoyao Jia (United States) ² (1.		Republic Of)	
8:05am	Worcester Polytechnic Institute, 2. North Carolina State University) 16-1: Spiking Neural Network Integrated Circuits: A Review of Trends and Future Directions (Invited) » Arindam Basu (Hong Kong)¹, Charlotte Frenkel (Switzerland)², Lei Deng (China)³, Xueyong Zhang (Singapore)⁴ (1. City University of Hong Kong, 2. Institute of Neuroinformatics, University of Zurich and ETH Zurich, 3. Tsinghua University, 4. Nanyang Technological University)	10am	13-4: PVT Tolerant Zero Bit-Error-Rate Physical Unclonable Function Exploiting Hot Carrier Injection Aging in 7nm FinFET Technology » <u>Iyothi Bhaskarr Velamala</u> (United States) ¹ , Siang-Jhih Sean Wu (United States) ¹ , Padma Penmatsa (United States) ¹ , Kuan-Yueh James Shen (United States) ¹ , David Johnston (United States) ¹ , Rachael Parker (United States) ¹ (1. Intel)	
8:55am	16-2: An Analog Clock-free Compute Fabric base on Continuous- Time Dynamical System for Solving Combinatorial Optimization Problems » Muya Chang (United States)¹, Xunzhao Yin (China)², Zoltan Toroczkai (United States)³, Xiaobo Hu (United States)³, Arijit Raychowdhury (United States)¹ (1. Georgia Institute of Technology, 2. Zhejiang University, 3. University of Notre Dame)	10:25am	13-5: A Lossless and Modeling Attack-Resistant Strong PUF with <4E-8 Bit Error Rate » Yan He (United States)¹, Qixuan Yu (United States)¹, Kaiyuan Yang (United States)¹ (1. Rice University)	



Continued from Tuesday, 26 April

10:50am

13-6: (Best Invited Paper Candidate) 3nm Gate-All-Around (GAA) Design-Technology Co- Optimization (DTCO) for succeeding PPA by Technology

» Taejoong Song (Korea, Republic of)¹, Hakchul Jung (Korea, Republic of)¹, Giyoung Yang (Korea, Republic of)¹, Hoyoung Tang (Korea, Republic of)¹, Hayoung Kim (Korea, Republic of)¹, Dongwook Seo (Korea, Republic of)¹, Hoonki Kim (Korea, Republic of)¹, Woojin Rim (Korea, Republic of)¹, Sanghoon Baek (Korea, Republic of)¹, Sangyeop Baeck (Korea, Republic of)¹, <u>Jonghoon Jung</u> (Korea, Republic of)¹ (1. Samsung Electronics)

11:40am

13-7: A Digital Cascoded Signature Attenuation Countermeasure with Intelligent Malicious Voltage Drop Attack Detector for EM/Power SCA Resilient Parallel AES-256

» Archisman Ghosh (United States)¹, Dong-Hyun Seo (United States)¹, Debayan Das (United States)¹, Santosh Ghosh (United States)², Shreyas Sen (United States)¹ (1. Purdue University, 2. Intel Corporation)

10am

Wireline and Optical Communications Circuits and Systems 1 (cont.)

Session 14: High Speed Circuits and Systems for Electrical and Optical

Bay Laurel Central & South Chaired by: Mayank Raj (United States) and Xi Chen (United States)

10am

14-4: Interconnect in the Era of 3DIC (Invited)

» Shenggao Li (United States)¹ (1. TSMC)

10:50am

14-5: A 60-Gb/s/pin single-ended PAM-4 transmitter with timing skew training and low power data encoding in mimicked 10nm class DRAM process

» Joohwan Kim (Korea, Republic of)¹, Junyoung Park (Korea, Republic of)¹, Jindo Byun (Korea, Republic of)¹, Changkyu Seol (Korea, Republic of)¹, ChangSoo Yoon (Korea, Republic of)¹, EunSeok Shin (Korea, Republic of)¹, Hyunyoon Cho (Korea, Republic of)¹, Youngdo Um (Korea, Republic of)¹, Sucheol Lee (Korea, Republic of)¹, Hyungmin Jin (Korea, Republic of)¹, Kwangseob Shin (Korea, Republic of)¹, Hyunsub Norbert Rie (Korea, Republic of)¹, Minsu Jung (Korea, Republic of)¹, Jin-Hee Park (Korea, Republic of)¹, Go-Eun Cha (Korea, Republic of)¹, Minjae Lee (Korea, Republic of)¹, YoungMin Kim (Korea, Republic of)¹, Byeori Han (Korea, Republic of)¹, Yuseong Jeon (Korea, Republic of)¹, Jisun Lee (Korea, Republic of)¹, Hyejeong So (Korea, Republic of)¹, Sungduk Kim (Korea, Republic of)¹, Wansoo Park (Korea, Republic of)¹, Tae young Kim (Korea, Republic of)¹, Youngdon Choi (Korea, Republic of)¹, Jung-Hwan Choi (Korea, Republic of)¹, Hyungjong Ko (Korea, Republic of)¹, Sang-Hyun Lee (Korea, Republic of)¹ (1, Samsung Electronics)

11:15am

14-6: A litter-Robust 40Gb/s ADC-Based Multicarrier Receiver Front End in 22nm FinFET

» Yuanming Zhu (United States)¹, Julian Camilo Gomez Diaz (United States)¹, Srujan Kumar Kaile (United States)¹, Il-Min Yi (United States)¹, Tong Liu (United States)¹, Sebastian Hoyos (United States)¹, Samuel Palermo (United States)¹ (1. Texas A and M University)

10am

Data Converters 1 (cont.) -

Session 15: High-Speed Data Converters

Citrus Ballroom

Chaired by: Vanessa Chen (United States) and Filip TAVERNIER (Belgium)

10am

15-5: (Best Invited Paper Candidate) High-Speed Digital-to-Analog **Converter Design Towards High Dynamic Range**

» Shiyu Su (United States)¹, Mike Shuo-Wei Chen (United States)¹ (1. University of Southern California)

10:50am

15-6: A 30-MHz BW 74.6-dB SNDR 92-dB SFDR CT ΔΣ Modulator with Active Body-Bias DAC Calibration in 22nm FDSOI CMOS

» Marcel Runge (Germany)¹, Julius Edler (Germany)¹, Dario Schmock (Netherlands)², Tobias Kaiser (Germany)¹, Friedel Gerfers (Germany)¹ (1. TU Berlin, 2. Ethernovia BV)





Continued from Tuesday, 26 April		12:15pm	Keynote Session 2 - Session 17: Keynote Luncheon	
10am	Emerging Technologies, Systems, and Applications 3 (cont.) - Session 16: Next-Generation Computing and Neural Interfaces Sequoia Ballroom 3&4		Citrus Ballroom Chaired by: Sam Palermo (United States) and Christophe Antoine (United States) and Christophe (United States) and Chr	
10am	Oam Chaired by: Ulkuhan GULER (United States) and Yaoyao Jia (United States) 16-4: A SAR-Assisted DC-Coupled Chopper-Stabilized 20µsArtifact-	12:15pm	Democratizing IC Design: The Story of a New Movement » Boris Murmann (United States)¹ (1. Professor of Electrical Engineering, Stanford University)	
	Recovery ΔΣ ADC for Simultaneous Neural Recording and Stimulation » <u>Tania Moeinfard</u> (Canada)¹, Georg Zoidl (Canada)¹, Hossein Kassiri (Canada)² (1. York University, 2. Department of Electrical Engineering and Computer Science, York University)	2pm	Analog Circuits and Techniques 1 - Session 18: Analog Techniques Sequoia Ballroom 1&2 Chaired by: Shaolan Li (United States) and Elnaz Ansari (United States)	
10:25am	16-5: A 6.8µW AFE for Ear EEG Recording with Simultaneous Impedance Measurement for Motion Artifact Cancellation » Aviral Pandey (United States)¹, Sina Faraji Alamouti (United States)¹, Justin Doong (United States)¹, Ryan Kaveh (United States)¹, Cem Yalcin (United States)¹, Mohammad Meraj Ghanbari (United States)², Rikky	2pm	Introduction: Analog Techniques » Shaolan Li (United States)¹, Elnaz Ansari (United States)² (1. Georgia tech, 2. Facebook)	
10:50am	Muller (United States)¹ (1. University of California, Berkeley, 2. berkeley) 16-6: A 92%-Efficiency Inductor-Charging Switched-Capacitor Stimulation System with Level-Adaptive Duty Modulation and Offset Charge Balancing for Muscular Stimulation » Kyeongho Eom (Korea, Republic of)¹, Han-sol Lee (Korea, Republic of)	2:05pm	18-1: Photoplethysmography (PPG) Sensor Circuit Design Techniques (Invited) » Qiuyang Lin (Belgium)¹, Wim Sijbers (Belgium)¹, Christina Avdikou (Belgium)¹, Chris Van Hoof (Belgium)¹, Filip Tavernier (Belgium)², Nick Van Helleputte (Belgium)¹ (1. imec, Leuven, Belgium, 2. Katholieke Universiteit Leuven)	
	", Minju Park (Korea, Republic of)", Half-Sol Lee (Korea, Republic of) 1, Minju Park (Korea, Republic of) 1, Jong Chan Choe (Korea, Republic of) 1, Jong Chan Choe (Korea, Republic of) 1, Young-Woo Suh (Korea, Republic of) 1, Young-Woo Suh (Korea, Republic of) 1, Young-Min Lee (Korea, Republic of) 1, Korea University, 2. Korea University Ansan Hospital)	2:55pm	18-2: A 1.8GΩ-Input-Impedance 0.15μV-Input-Referred-Ripple Chopper Amplifier with Local Positive Feedback and SAR-Assisted Ripple Reduction » <u>Tianxiang Qu</u> (China)¹, Qinjing Pan (China)¹, Xiaoyang Zeng (China)¹, Zhiliang Hong (China)¹, Jiawei Xu (China)¹ (1. Fudan University)	
11:15am	16-7: A 65nm Implantable Gesture Classification SoC for Rehabilitation with Enhanced Data Compression and Encoding for Robust Neural Network Operation Under Wireless Power Condition » Yijie Wei (United States)¹, Xi Chen (United States)¹, Jie Gu (United States)¹ (1. Northwestern University)	3:20pm	18-3: A Neural Recording Analog Front-End with Exponentially Tunable Pseudo Resistors and On-Chip Digital Frequency Calibration Loop Achieving 3.4% Deviation of High-Pass Cutoff Frequency in 5-to-500 Hz Range » Renze Gan (China)¹, Liangjian Lyu (China)², Geng Mu (China)¹, CJ. Richard Shi (United States)³ (1. Fudan University, 2. East China Normal University, 3. University of Washington)	





Continue 2pm	Session 19: High Performance Digital		Wireless Transceivers and RF/mm-Wave Circuits and Systems 3 - Session 20: Frequency Generation Techniques Bay Laurel Central & South Chaired by: Hamidreza Agahsi (United States) and Wanghua Wu (United States)
	Bay Laurel North Chaired by: Carlos Tokunaga (United States) and Kaiyuan Yang (United States)	2pm	Introduction: Frequency Generation Techniques » Hamidreza Agahsi (United States) ¹ , Wanghua Wu (United States) ² (1.
2pm	Introduction: High Performance Digital » <u>Carlos Tokunaga</u> (United States) ¹ , Kaiyuan Yang (United States) ² (1. Intel Corporation, 2. Rice University)	2:05pm	University of California Irvine, 2. Samsung) 20-1: Recent Advances in High-Performance Frequency Synthesizer Design (Invited) » Salvatore Levantino (Italy)¹ (1. Politecnico di Milano)
2:05pm	19-1: (Best Invited Paper Candidate) System-Level Design and Integration of a Prototype AR/VR Hardware Featuring a Custom Low-Power DNN Accelerator Chip in 7nm Technology for Codec Avatars » Ekin Sumbul (United States)¹, Tony Wu (United States)¹, Yuecheng Li (United States)¹, Syed Shakib Sarwar (United States)¹, William Koven (United States)¹, Eli Murphy-Trotzky (United States)¹, Xingxing Cai (United States)¹, Elnaz Ansari (United States)¹, Daniel Morris (United States)¹, Huichu Liu (United States)¹, Doyun Kim (United States)¹, Edith Beigne (United States)¹ (1. Meta)	2:55pm	20-2: (Best Student Paper Candidate) A 9GHz 72fs-Total-Integrated- Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler » Francesco Buccoleri (Italy)¹, Simone Mattia Dartizio (Italy)¹, Francesco Tesolin (Italy)¹, Luca Avallone (Austria)², Alessio Santiccioli (Italy)¹, Agata Iesurum (Italy)³, Giovanni Steffan (Austria)², Andrea Bevilacqua (Italy)³, Luca Bertulessi (Italy)¹, Dmytro Cherniak (Austria)², Carlo Samori (Italy)¹, Andrea Leonardo Lacaita (Italy)¹, Salvatore Levantino (Italy)¹ (1. Politecnico di Milano, 2. Infineon Technologies, 3. University of Padova)
2:55pm	19-2: MPAM: Reliable, Low-Latency, Near-Threshold-Voltage Multi-Voltage/Frequency-Domain Network-on-Chip with Metastability Risk Prediction and Mitigation » Chuxiong Lin (China)¹, Weifeng He (China)¹, Yanan Sun (China)¹, Lin Shao (China)¹, Bo Zhang (United States)², Jun Yang (China)³, Mingoo Seok (United States)² (1. Shanghai Jiao Tong University, 2. Columbia University, 3. Southeast University)	3:20pm	20-3: A 12.5-to-15.4GHz, -118.9dBc/Hz PN at 1MHz offset, and 191.0dBc/Hz FoM VCO with Common-Mode Resonance Expansion and Simultaneous Differential 2ND-Harmonic Output using a Single Three-Coil Transformer in 65nm CMOS » Ruichang Ma (China)¹, Haikun Jia (China)¹, Wei Deng (China)¹, Zhihua Wang (China)¹, Baoyong Chi (China)¹ (1. School of Integrated Circuits, BNRist, Tsinghua University, China)
3:20pm	19-3: A 2.86Gb/s Fully-Flexible MU-MIMO Processor for Jointly Optimizing User Selection, Power Allocation, and Precoding in 28nm CMOS Technology » <u>Seungsik Moon</u> (Korea, Republic of) ¹ , Namyoon Lee (Korea, Republic of) ¹ , Youngjoo Lee (Korea, Republic of) ¹ (1. POSTECH)	3:45pm	20-4: A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression » Yangtao Dong (Singapore) ¹ , Chirn Chye Boon (Singapore) ¹ , Kaituo Yang (Singapore) ¹ , Zhe Liu (Singapore) ¹ (1. Nanyang Technological University)





		_	
Continue	d from Tuesday, 26 April	3:45pm	Break
2pm	Panel Session 3 -	3:45pm	Break
	Session 21: Panel: Is Photonics Going to Save Wireline? Citrus Ballroom Chaired by: Armin Tajalli (United States) and Zhipeng Li (United States)	4pm	Analog Circuits and Techniques 1(cont.) - Session 18: Analog Techniques Sequoia Ballroom 1&2
2pm	Power Management 2 -		Chaired by: Shaolan Li (United States) and Elnaz Ansari (United States)
	Session 22: Power Converters Sequoia Ballroom 3&4 Chaired by Hans Managert (Palgium) and John Bigett (United States)	4pm	18-4: Switched-Capacitor Circuits (Invited) » David Allstot (United States)¹, Un-Ku Moon (United States)¹, Gabor
	Chaired by: Hans Meyvaert (Belgium) and John Pigott (United States)		Temes (United States) ¹ (1. Oregon State University)
2pm	Introduction: Power Converters » Hans Meyvaert (Belgium) ¹ , John Pigott (United States) ² (1. SoliDC, 2. NXP Semiconductors)	4:25pm	18-5: (Best Student Paper Candidate) A 20µs turn-on time, 24kHz resolution, 1.5-100MHz digitally programmable temperature-
	,		compensated clock generator with 7.5ppm/°C inaccuracy
2:05pm	22-1: Review, Survey, and Benchmark of Recent Digital LDO Voltage Regulators (Invited)		» Yongxin Li (United States)¹, Nilanjan Pal (United States)¹, Tianyu Wang (United States)¹, Mostafa Ahmed (United States)¹, Ahmed Abdelrahman
	» Zhaoqing Wang (United States) ¹ , Sung Justin Kim (United States) ¹ , Keith Bowman (United States) ² , Mingoo Seok (United States) ¹ (1. Columbia University, 2. Qualcomm)		(United States) ¹ , Mohamed Younis (United States) ¹ , Ruhao Xia (United States) ¹ , Kyu-Sang Park (United States) ¹ , Pavan Hanumolu (United States) ¹ (1. University of Illinois at Urbana-Champaign)
2:55pm	22-2: A Single-Mode Dual-Path Buck-Boost Converter with	4:50pm	18-6: A 19-30ppm/ Temperature Coefficient Sub-nanowatt CMOS
<u>'</u>	Reduced Inductor Current Across All Duty Cases Achieving 95.58% Efficiency at 1A in Boost Operation		Voltage Reference with 10-μA Sourcing Capability » Hongchang Qiao (China)¹, Chenchang Zhan (China)¹ (1. Southern
	» <u>Donghee Cho</u> (Korea, Republic of) ¹ , Hyungjoo Cho (Korea, Republic of) ¹ , Sein Oh (Korea, Republic of) ¹ ,		University of Science and Technology)
	Sohmyung Ha (United Arab Emirates) ² , Chul Kim (Korea, Republic of) ¹ , Minkyu Je (Korea, Republic of) ¹ (1. KAIST, 2. New York University Abu Dhabi)	5:15pm	18-7: Filtering Trans-Impedance Amplifiers: from mW of Power to GHz of Bandwidth (Invited)
	•		» Nimesh Miral (Italy)¹, Karan Sohal (Italy)¹, <u>Danilo Manstretta</u> (Italy)¹, Rinaldo Castello (Italy)¹ (1. università degli studi di pavia)
3:20pm	22-3: A Fully In-Package 4-Phase Fixed-Frequency DAB Hysteretic Controlled DC-DC Converter with Enhanced Efficiency, Load		
	Regulation and Transient Response	4pm	Digital Circuits, SoCs, and Systems 3 (cont.) -
	» <u>Lei Zhao</u> (United States)¹, Junyao Tang (United States)¹, Cheng Huang (United States)¹ (1. iowa state university)		Session 19: High Performance Digital Bay Laurel North
2.45			Chaired by: Carlos Tokunaga (United States) and Kaiyuan Yang (United
3:45pm	Break		States)





Continued from Tuesday, 26 April		4pm	22-4: A Hybrid Always-Dual-Path Recursive Step-Down Converter Using Adaptive Switching Level Control Achieving 95.4% Efficiency
4pm	19-4: An Energy-Efficient Cardiac Arrhythmia Classification Processor using Heartbeat Difference based Classification and Event-Driven Neural Network Computation with Adaptive Wake- Up » Jiahao Liu (China)¹, Jianbiao Xiao (China)¹, Jiajing Fan (China)¹, Qingsong Liu (China)¹, Zhen Zhu (China)¹, Sixu Li (China)¹, Zhaomin Zhang (China)¹, Siqi Yang (China)¹, Weiwei Shan (China)², Shuisheng Lin		with 288mΩ Large-DCR Inductor » Woojoong lung (Korea, Republic of)¹, Minsu Kim (Korea, Republic of)¹, Hyunjun Park (Korea, Republic of)¹, Sungmin Yoo (Korea, Republic of)², Taehwang Kong (Korea, Republic of)², Jun-Hyeok Yang (Korea, Republic of)², Michael Choi (Korea, Republic of)², Jongshin Shin (Korea, Republic of)², Hyung-Min Lee (Korea, Republic of)¹ (1. Korea University, 2. Samsung Electronics)
	(China) ¹ , Liang Chang (China) ¹ , Liang Zhou (China) ¹ , Jun Zhou (China) ¹ (1. University of Electronic Science and Technology of China, 2. Southeast University)	4:25pm	22-5: A Highly-Integrated 20-300V 0.5W Active-Clamp Flyback DCDC Converter with 76.7% Peak Efficiency
4:25pm	19-5: DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-	4.500.00	» <u>Christoph Rindfleisch</u> (Germany)¹, Jens Otten (Germany)¹, Bernhard Wicht (Germany)¹ (1. Leibniz University Hannover)
	TOPS/mm2 in 40nm » Animesh Gupta (Singapore) ¹ , Viveka Konandur Rajanna (Singapore) ¹ , Thoithoi Salam (Singapore) ¹ , Saurabh Jain (Singapore) ¹ , Orazio Aiello (Singapore) ¹ , Paolo Crovetti (Italy) ² , Massimo Alioto (Singapore) ¹ (1. ECE, National University of Singapore, 2. DET, Politecnico di Torino)	4:50pm	22-6: A 0.66 W/mm2 Power Density, 92.4% Peak Efficiency Hybrid Converter with nH-Scale Inductors for 12 V System » <u>Tianshi Xie</u> (United States) ¹ , Jianglin Zhu (United States) ² , Tom Byrd (United States) ³ , Dragan Maksimovic (United States) ² , Hanh-Phuc Le (United States) ¹ (1. University of California, San Diego, 2. University of Colorado Boulder, 3. Lockheed Martin Corporation)
4:50pm	19-6: A 181µW Real-Time 3-D Hand Gesture Recognition System based on Bi-directional Convolution and Computing-Efficient Feature Clustering » LU YUNCHENG (Singapore)¹, Zehao Li (Singapore)¹, Yuzong Chen (Singapore)², Tony Tae-Hyoung Kim (Singapore)¹ (1. Nanyang Technological University, 2. National University of Singapore)	5:15pm	22-7: An Up to 10MHz 6.8% Minimum Duty Ratio GaN Driver with Dual-MOS-Switches Bootstrap and Adaptive Short-Pulse Based High-CMTI Level Shifter Achieving 6.05% Efficiency Improvement » Xin Ming (China) ¹ , Zhiyi Lin (China) ¹ , Tianyi Sun (China) ¹ , Yao Qin (China) ¹ , Yuanyuan Liu (China) ¹ , Chunwang Zhuang (China) ¹ , Xince Gong (China) ¹ , Zhaoji Li (China) ¹ , Bo Zhang (China) ¹ (1. UESTC)
5:15pm	19-7: (Best Student Paper Candidate) An 0.92 mJ/frame High- quality FHD Super-resolution Mobile Accelerator SoC with Hybrid- precision and Energy-efficient Cache » Zhiyong Li (Korea, Republic of)¹, Sangjin Kim (Korea, Republic of)¹, Dongseok Im (Korea, Republic of)¹, Donghyeon Han (Korea, Republic of)¹, Hoi-Jun Yoo (Korea, Republic of)¹ (1. KAIST)	5:40pm	22-8: All Rivers Flow to the Sea: A High Power Density Wireless Power Receiver with Split-Dual-Path Rectification and Hybrid-Quad-Path Step-Down Conversion » Zixiao Lin (China)¹, Yan Lu (Macao)¹, Fangyu Mao (China)¹, Chuang Wang (China)¹, Rui Paulo Martins (China)¹ (1. University of Macau)
4pm	Power Management 2 (cont.) - Session 22: Power Converters Sequoia Ballroom 3&4 Chaired by: Hans Meyvaert (Belgium) and John Pigott (United States)	4:30pm	SSCS Young Professionals and Women in Circuits Mentoring Event Citrus Ballroom



Continued from Tuesday, 26 April

6pm CICC Conference Reception

Citrus Ballroom

W	edn	esd	ay,	27 A	pril
---	-----	-----	-----	------	------

8am **Keynote Session 3** -

Session 23: Keynote Session

Bay Laurel Central & South

Chaired by: Sam Palermo (United States) and Eric Soenen

8am RF Transceivers, Pursuing the Endless Frontier

» Reza Rofougaran (United States)¹ (1. CTO / Founder, Movandi)

9am Forum Session 3 -

Session 24: Forum: Smart Imaging

Seguoia Ballroom 1&2

Chaired by: Ping-Hsuan Hsieh (Taiwan) and Jerald Yoo (Singapore)

9am 24-1: Time-of-Flight depth sensing and imaging: design challenges,

evolution and emerging trends

» <u>David Stoppa</u> (Italy)¹ (1. Sony)

9:30am **24-2: Intelligent vision chip using mixed-mode processing-in-**

sensor technique and tiny machine-learning model.

» <u>Chih-Cheng Hsieh</u> (Taiwan)¹ (1. National Tsing-Hua University)

10am **24-3: How can massively parallel, three-dimensional photon**

counting reshape image sensing

» <u>Edoardo Charbon</u> (Switzerland)¹ (1. Swiss Federal Institute of

Technology)

10:30am	24-4: X and y Ray Detectors for Imaging and Spectroscopy in Space Missions » Piero Malcovati (Italy)¹ (1. University of Pavia)
11am	24-5: Superman Vision: Fully Integrated Terahertz Imaging Radar in CMOS » Ehsan Afshari (United States) ¹ (1. University of Michigan)
9am	Forum Session 4 - Session 25: Forum: IC for Sustainability Bay Laurel North Chaired by: Elnaz Ansari (United States) and Armin Tajalli (United States)
9am	25-1: Tracking nitrogen in soil with printed chemical sensors » Ana Arias (United States) ¹ (1. University of California, Berkeley)
9:30am	25-2: HW/SW Ecosystems for a Sustainable Planet » Doug Carmean (United States)¹ (1. Meta)
10am	25-3: End-to-End Design for Semiconductor Sustainability, a Quest » Andrew Byrnes (United States)¹ (1. Micron)
10:30am	25-4: Scaling AI Computing Sustainably: Environmental Implications, Challenges and Opportunities » Carole-Jean Wu (United States) ¹ (1. Meta)
11am	25-5: From SoCs to Chiplet-Based SiPs » Ramin Farjadrad (United States)¹ (1. Eliyan Corp.)
9am	Wireless Transceivers and RF/mm-Wave Circuits and Systems 4 - Session 26: Quantum Computing and Energy Efficient Wireless Transceivers Bay Laurel Central & South Chaired by: Julian Tham (United States) and Steven Bowers (United States)



Continued from Wednesday, 27 April				Panel Session 4 - Session 27: Panel: Can Quantum Computing Solve Real World		
	9am	Introduction: Quantum Computing and Energy Efficient Wireless Transceivers » Julian Tham (United States) ¹ , Steven Bowers (United States) ² (1. Infineon Technologies, 2. University of Virginia)		Problems? Citrus Ballroom Chaired by: Sudipto Chakraborty (United States) and Swaroop Ghosh (United States)		
	9:05am	26-1: ULP Receivers in Self-Powered Industrial IoT Applications: Challenges and Prospects (Invited) » Kuo-Ken Huang (United States) ¹ , Jonathan Brown (United States) ¹ , Richard Sawyer (United States) ¹ , Chris Lukas (United States) ¹ , Farah Yahya (United States) ¹ , Alice Wang (United States) ¹ , Nathan Roberts	9am	Data Converters 2 - Session 28: High-Resolution and High-Security Data Converters Sequoia Ballroom 3&4 Chaired by: Derek Chia-Hung Chen (Taiwan) and Delong Cui (United States)		
		(United States) ¹ , Benton Calhoun (United States) ¹ , David Wentzloff (United States) ¹ (1. Everactive)	9am	Introduction: High-Resolution and High-Security Data Converters » <u>Derek Chia-Hung Chen</u> (Taiwan) ¹ , Delong Cui (United States) ² (1. National Chiao Tung University, 2. Broadcom)		
	9:55am	26-2: A 0.14nJ/b 200Mb/s Quasi-Balanced FSK Transceiver with Closed-Loop Modulation and Sideband Energy Detection		radorial criado rang orintersity, 21 broadcom,		
		 » Bowen Wang (China)¹, Cong Ding (China)¹, Yunzhao Nie (China)¹, Woogeun Rhee (China)¹, Zhihua Wang (China)² (1. Tsinghua University, 2. School of Integrated Circuits, BNRist, Tsinghua University, China) 	9:05am	28-1: Design Techniques for High Linearity and Dynamic Range Digital to Analog Converters (Invited) » Ayman Shabra (United States) ¹ , Yun-Shiang Shu (Taiwan) ¹ , Shon-Hang Wen (Taiwan) ¹ , Kuan-Dar Chen (Taiwan) ¹ (1. MediaTek)		
	10:20am	26-3: A 7.25-7.75GHz 5.9mW UWB Transceiver with -23.8dBm NBI Tolerance and 1.5cm Ranging Accuracy Using Uncertain IF and Pulse-Triggered Envelope/Energy Detection » Bowen Wang (China)¹, Haixin Song (China)¹, Woogeun Rhee (China)¹, Zhihua Wang (China)² (1. Tsinghua University, 2. School of Integrated Circuits, BNRist, Tsinghua University, China)	9:55am	28-2: Randomized Switching SAR (RS-SAR) ADC Protections for Power and Electromagnetic Side Channel Security » Maitreyi Ashok (United States)¹, Edlyn Levine (United States)², Anantha Chandrakasan (United States)¹ (1. Massachusetts Institute of Technology, 2. MITRE Corporation)		
	10:45am	26-4: (Best Invited Paper Candidate) Cryogenic CMOS for Qubit Control and Readout » <u>Stefano Pellerano</u> (United States)¹, Sushil Subramanian (United States)¹, Jong-Seok Park (United States)¹, Bishnu Patra (United States)¹, Todor Mladenov (United States)¹, Xiao Xue (Netherlands)², Lieven Vandersypen (Netherlands)², Masoud Babaie (Netherlands)², Edoardo Charbon (Switzerland)³, Fabio Sebastiano (Netherlands)² (1. Intel Corporation, 2. Delft University of Technology, 3. Swiss Federal Institute of Technology)	10:20am	28-3: A 77μW 115dB-Dynamic-Range 586fA-Sensitivity Current-Domain Continuous-Time Zoom ADC with Pulse-Width-Modulated Resistor DAC and Background Offset Compensation Scheme » Hao Zhang (China)¹, Linxiao Shen (China)¹, Shichuang Zhang (China)², Heyi Li (China)¹, Yihan Zhang (China)¹, Zeyu Cai (China)¹, Zhichao Tan (China)³, Ru Huang (China)¹, Le Ye (China)¹ (1. Peking University, 2. Advanced Institute of Information Technology, 3. Zhejiang University)		





Continued from Wednesday, 27 April			
10:45am	28-4: A 0.37mm2 250kHz-BW 95dB-SNDR CTDSM with Low-Cost 2nd-order Vector-Quantizer DEM		
	» <u>Wei Shi</u> (United States) ¹ , Xing Wang (China) ² , Xiyuan Tang (China) ³ , Abhishek Mukherjee (United States) ¹ , Raviteja Theertham (India) ⁴ , Shanthi Pavan (India) ⁴ , Lu Jie (China) ² , Nan Sun (United States) ⁵ (1. University of Texas at Austin, 2. Tsinghua University, 3. Peking University, 4. India Institute of Technology, 5. University of Texas at Austin, Tsinghua University)		
1pm	Best Paper Poster Session & Closing and Awards Ceremony Bay Laurel Central & South		